



#### 1 1/29/2009

# Green-Mode PWM Controller with High-Voltage Start-Up Circuit and Adjustable OLP Delay Time

#### **REV. 00b**

#### **General Description**

The LD7576A brings hi gh performance, and com bines highly inte grated functions, protections and EMI-improve solution. It's an id eal so lution for those cost-sensitive systems, redu cing comp onent count and overa II s ystem cost.

The LD7576A features near-lossless high voltage startup circuit, green-mode power-saving operation, leading-edge blanking of the curre nt sensi ng an d i nternal slop e compensation. They are also equipped with protections, such as OLP (Over Load Pro tection), OVP (Over Voltage Protection) and OT P (Over T emperature Protection), to prevent circuit damage under abnormal conditions.

#### **Features**

- High-Voltage (500V) Startup Circuit
- Current Mode Control
- Non-Audible-Noise Green Mode Control
- UVLO (Under Voltage Lockout)
- LEB (Leading-Edge Blanking) on CS Pin
- Internal Slope Compensation
- OVP (Over Voltage Protection) on Vcc
- On-Chip OTP (Over Temperature Protection)
- OLP (Over Load Protection)
- 500mA Driving Capability
- Adjustable OLP delay time

#### Applications

- Switching AC/DC Adaptor and Battery Charger
- Open Frame Switching Power Supply
- LCD Monitor/TV Power



Leadtrend Technology Corporation www.leadtrend.com.tw LD7576A-DS-00b November , 2009



### **Pin Configuration**



### **Ordering Information**

Part number	Package	Top Mark	Shipping
LD7576A GR	SOP-7	LD7576AGR	2500 /tape & reel
LD7576A GS	SOP-8	LD7576AGS	2500 /tape & reel
LD7576A GN	DIP-8	LD7576AGN	3600 /tube /Carton

The LD7576A is ROHS compliant/ Green Package.

### **Pin Descriptions**

PIN	NAME F	JNCTION		
1 CT		This pin is to program the frequ ency of a lower frequency timer. Connecting a		
101		capacitor to ground sets the OLP delay time.		
		Voltage fee dback pin (sam e as the CO MP pin in UC384X). Connecting a		
2	COMP	photo-coupler closes the control loop to achieve the regulation. A high quality		
2	COMP	ceramic capacitor (X7R), with capacitance of 102pF at least, is required for gen eral		
		applications.		
3	CS	Current sense pin, for sensing the MOSFET current.		
4 GND Ground.		Ground.		
5	OUT	Gate drive output to drive an external MOSFET.		
6	VCC	Supply voltage pin.		
7 NC		Unconnected Pin.		
		Connect this p in to a p ositive terminal of a bulk c apacitor to provi de t he startup		
8	HV	current for the control ler. When Vcc voltage trips up to the UVLO(on), this HV loop		
		will be off to save the power loss on the startup circuit.		







### **Absolute Maximum Ratings**

Supply Voltage VCC	0.3~	- 30V
COMP, RT, CS	0.3	~7V
OUT	-0.3	~Vcc+0.3
High-Voltage at HV pin	0.3\	/~ 600V
Input Voltage for COMP, CT, and CS pins	-0.3	~7V
Maximum Junction Temperature	150	°C
Operating Ambient Temperature	40	°C to 85°C
Operating Junction Temperature	40	°C to 125°C
Storage Temperature Range	-65	°C to 150°C
Package Thermal Resistance (SOP-7, SOP-8)	160	°C/W
Package Thermal Resistance (DIP-8)	100	°C/W
Power Dissipation (SOP-7, SOP-8, at Ambient Temperature = 85°C)	_400n	nW
Power Dissipation (DIP-8, at Ambient Temperature = 85°C)	_650n	nW
Lead temperature (Soldering, 10sec)	_260	°C
ESD Voltage Protection, Human Body Mode (except HV Pin)	_3KV	
ESD Voltage Protection, Machine Mode	_ 300\	/
Gate Output Current	_500r	nA

#### Caution:

Stresses beyond the ratings specified in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

4

### **Recommended Operating Conditions**

Item Min	•	Max.	Unit
Supply Voltage V <sub>CC</sub> 11		25	V
V <sub>CC</sub> Capacitor	10	47	μF
CT Value	0.047	0.1	μF
COMP Pin Capacitor	1	100	nF





### **Electrical Characteristics**

$(T_{A} = +25^{\circ}C \text{ un})$	ess otherwise	stated,	V <sub>CC</sub> =15.0V)
-------------------------------------	---------------	---------	-------------------------

PARAMETER CONDITIONS		MIN	ТҮР	МАХ	UNITS
High-Voltage Supply (HV Pin)					
High-Voltage Current Source	Vcc< UVLO(on),HV=500V 0.5		1.0	1.5	mA
Off-State Leakage Current	Vcc> UVLO(off),HV=500V			35	μA
Supply Voltage (VCC Pin)					
Startup Current				100	μA
	V <sub>COMP</sub> =0V		2.7	3.5	mA
	V <sub>COMP</sub> =3V		3.1	4.0	mA
Operating Current	OLP tripped		0.5		mA
(with The load on OUT pin)	OVP tripped		0.6		mA
	OTP tripped		0.5		mA
UVLO (off)		9.0	10.0	11.0	V
UVLO (on)		15.0	16.0	17.0	V
OVP Level		26.5	28.0	29.5	V
Voltage Feedback (COMP Pin)					
Short Circuit Current	V <sub>COMP</sub> =0V		1.3	2.2	mA
Open Loop Voltage	COMP pin open		5.6		V
Green Mode Threshold VCOMP			2.35		V
Current Sensing (CS Pin)					
Maximum Input Voltage		0.80	0.85	0.90	V
Leading Edge Blanking Time			230		nS
Input impedance		1			MΩ
Delay to Output			100		nS
Oscillator for Switching Frequent	су				
Frequency		61.0	65.0	69.0	KHz
Temp. Stability	(-40°C ~105°C)			5	%
Voltage Stability	(VCC=11V-25V)			1	%
Low Frequency Timer (CT Pin)					
Low Frequency Period	CT=0.047µF		4.7		mS
Temp. Stability	(-40°C ~105°C)			5	%
Voltage Stability	(VCC=11V-25V)			1	%





### **Electrical Characteristics**

(T<sub>A</sub> = +25°C unless otherwise stated, V<sub>CC</sub>=15.0V)

PARAMETER CONDITIONS		MIN	ТҮР	MAX	UNITS
Gate Drive Output (OUT Pin)					
Output Low Level	VCC=15V, Io=20mA			1	V
Output High Level	VCC=15V, Io=20mA	8			V
Rising Time	Load Capacitance=1000pF		50	160	nS
Falling Time	Load Capacitance=1000pF		30	60	nS
OLP (Over Load Protection)					
OLP Trip Level			5.0		V
	CT=0.1µF		110		mS
OLP Delay Time	CT=0.047µF		45		mS
OTP (Over Temperature)					
OTP Level			140		°C
OTP Hysteresis			30		°C

6



LD7576A



Leadtrend Technology Corporation www.leadtrend.com.tw LD7576A-DS-00b November , 2009





Leadtrend Technology Corporation www.leadtrend.com.tw LD7576A-DS-00b November , 2009



#### **Application Information**

#### **Operation Overview**

As long as the green power requirement becomes a trend and the power saving is getting more and more import ant for switching power supplies and switching adaptors, the traditional PWM controllers are not ab le to support such new re quirements. F urthermore, the cost and size limitation forces the PW Mc ontrollers to po werfully integrate more functions, t hereby re ducing the e xternal part count. The LD7576A is ideal for these applications to provide an easy and cost effective solution; and its detailed features are described as below.

#### Internal Hi gh-Voltage Startup Circuit an d Under Voltage Lockout (UVLO)



Traditional circ uits provi de th e st artup curr ent throu gh a startup resistor to po wer up the PW M controller . Nevertheless, it consumes to o signific ant p ower to meet the current po wer savin g re quirement. In most cases, startup resisto rs carr y I arge resist ance, which c auses longer startup time.

To achieve the optimized topology, as shown in figure 13, LD7576A is implemented with a high-voltage startup circuit for such req uirement. Duri ng startup, a high-v oltage current source sinks current from the bulk capacitor to

provide the startup current a s well as to charg e the Vcc capacitor C1. During the startup transie

nt when the Vcc is lo wer than the UVLO threshold, the high-voltage c urrent source is ena bled to supply 1mA current. Meanwhile, the Vcc supply current is as low as  $100\mu$ A such that most of the HV current is adopted to charge the Vc c capacitor. By using such configuration, the turn-on delay time will be almost the same no matter under low-line or high-line condition.

As the Vcc voltage rises hi gher than UVLO( on) to po wer on the LD7576A and further to deliver the gate drive signal, the high-voltage current source is disabled and the supply current is solely provided from the auxiliary winding of the transformer. T herefore, it eliminates the power loss on the startup cir cuit and p erforms high ly power saving. An UVLO comparator is embed ded to detect the volta ge on the Vcc pin and to ensure the supply voltage high enough to power on the LD7576A PWM controller and to drive the power MOSF ET. As sho wn in F ig. 14, a h ysteresis is provided to pr event undesired shutdown from the voltag e dip dur ing startup. The turn-on a nd turn -off threshold levels are set at 16V and 10.0V, respectively







#### Current Sensing, Leading-Edge Blanking and the Negative Spike on CS Pin

The typical current mode PWM controller feeds back both current signal and voltage signal to close the control loop and achieve regulation. The LD7576A detects the primary MOSFET current from the CS pin, which is not only for the peak current mode control but also for the pulse-by-pulse current limit. The maximum voltage thre shold of the current sensing pin is set at 0.85V. Thus the MOSFET peak current can be calculated as:

$$I_{\text{PEAK}(\text{MAX})} = \frac{0.85\text{V}}{\text{R}_{\text{S}}}$$

A 230nS leading-edge blanking (LEB) time is provided in the in put of CS pin to prevent false-tri ggering from a current spike. In low power applications, if the total pulse width of the turn-on spikes is less than 2 30nS and the negative spike on the CS pin does not exceed -0.3V, the R-C filter (as shown in figure15) can be eliminated. However, the total pulse width of the turn-on spike is related to output power, circuit design and PCB layout. It is strongly recommended to add a small R-C filter (as shown in figure 16) for higher power applications to avoid the CS p in from being damaged by the negative turn-on spike.

#### **Output Stage and Maximum Duty-Cycle**

An output stage of a CMOS bu ffer, with t ypical 500mA driving capa bility, is incorp orated to drive a power MOSFET directly. The maximum duty-cycle of LD7576A is 75% to avoid the transformer saturation.

#### Voltage Feedback Loop

The voltage feedback signal is provided from the TL431 on the seco ndary side thro ugh the photo-c oupler to the COMP pin of LD7576A. The input stage of LD7576A, like the UC384X, is with 2 dio des voltage offset to feed the voltage divider with 1/3 ratio, that is,

$$V_{+}(PWM_{COMPARATOR}) = \frac{1}{3} \times (V_{COMP} - 2V_{F})$$

A pull-high resistor is embed ded internally. Generally, an external capacitor in parallel to photo-coupler is required in application.



10





#### **Oscillator and Switching Frequency**

The s witching frequency of L D7576A is fi xed at 6 5KHz internally to provide th e optimize d operation ns in consideration of the EMI per formance, thermal treatment, component sizes and transformer design.

#### **Internal Slope Compensation**

A fundamental issue of current mode control is the stability problem when its duty-cycle is more than 50%. To stabilize the control lo op, slope com pensation is need ed in the traditional UC 384X desi gn b y in jecting the ramp signal from the RT /CT pin throu gh a c oupling capac itor. In LD7576A, the internal slo pe compens ation circuit has been implemented to simplify the external circuit design.

#### **On/Off Control**

By pulling COMP pin lower than 1.2V will disable the gate output pin of LD7576A immediately. The off mode c an be released when the pull-low signal is removed.

#### **Dual-Oscillator Green-Mode Operation**

There are many different topolo gies has bee n implemented in different ch ips for the green-m ode or power saving requirements such as "burst-mode control", "skipping-cycle mode", "variable off-time control "...etc. The basic operation n theor y of all these approac hes intended to reduce the switching cycles under light-load or no-load condition either by skipping some switching pulses or reduce the switching frequency.

By usi ng LD proprietar y d ual-oscillator techn ique, the green-mode frequency can be well controlled to avoid the generation of audible noise.

#### **Over Load Protection (OLP) - Auto Recovery**

To protect the circuit from being damaged during over load condition and short or open loop condition, the LD7576A is implemented with smart OLP function. LD7576A features auto recover y function, the waveform of which is exemplified in figure 17. In the e xample of the fau It condition, the feedback system tends to force the voltage loop to ward the saturation and then pull the voltage high on COMP pin (VCOMP). When the V COMP ramps up to the OLP threshold of 5V and stays for longer than the OLP delay time, the protection will be activated to turn off the gate output and to stop the switching of power circuit. The OLP delay time, set by the capacitor connected to CT pin, is to prevent the false trig gering from the power-on and turn-off transient. The higher capacitance of the capacitor in CT pin, the long er OLP del ay time. The recommended capacitance will be  $0.1\mu$ F for a OLP de lay time arou nd 110mS and  $0.047\mu$ F for around 45mS.

A divi de-by-2 counter is i mplemented t o red uce th e average power und er OLP b ehavior. Whenever OLP is activated, the output is la tched off and the divid e-by-2 counter starts to count the number Vcc reaches UVLO(off). The latch will be released when Vcc reaches the 2nd time and then the output is recovered to switching again.

With the prote ction mechanism, the average input power will be minimized, so that the component temperature and stress can be controlled within a safe operating area.





### OVP (Over Voltage Protection) on Vcc - Auto

### Recovery

The max imum V <sub>GS</sub> ratings of the power MOSF ETs are mostly for 30V. To prevent the V <sub>GS</sub> enter fault condition, LD7576A is implemented with OVP function on Vcc. Whenever the Vcc voltage is high er than the OVP threshold, the output g ate drive circuit will be shutdown simultaneously and the switching of the power MOSFET is disabled until the next UVLO(on).

The Vcc OVP functions of LD7576A is a uto-recoverable. If the OVP cond ition, us ually ca used by open-loop of feedback, is not release d, the Vcc will trip the OVP level again an d re-shutdo wn t he output. The Vcc works i n hiccup mode as shown in Figure 18.

Otherwise, when the OVP cond ition is rem oved, the Vcc level will be r esumed and the outp ut will automatical ly return to the normal operation.

# LD7576A



# Pull-Low Resistor on the Ga te Pin of MOSFET

The LD7576A is internally equipped with an anti-floating resistor on the OU T pin to protect the output from abnormal operation or fals e triggering of MOSF ET. Even so, we still re commend ad ding a nexternal one on the MOSFET gate terminal to provide more protection in case of disconnection of gate resistor  $R_G$  during power-on in Fig. 19.

In such single -fault condition, as sho win figur e 20, the resistor R8 can provid e a di scharge path to avoid the MOSFET from being falsely-triggered by the current through the gate-to-drain capacitor C<sub>GD</sub>. Therefore, the MOSFET is always pulled low and placed in the off-state even if the gate resistor is disconnected or opened in any case.





Without this resistor, the MOSFET will be false triggered by the current through Cgd if Rg is disconnected. Fig. 20

#### Protection Resistor on the Hi-V Path

In some other Hi-V process and d esign, there may be a parasitic SCR caused around HV pin, Vcc and GND. As shown in figure 21, a small neg ative spike on the HV pin may trigger this parasitic SCR and cause latchup between Vcc and GND. It will intend to damage the chip bec ause

of the equ ivalent short-circu it induc ed b y such latch up behavior.

Leadtrend's p roprietary of Hi-V techn ology eliminate parasitic SCR in L D7576A. F igure 2 2 sho ws th e equivalent circuit of LD7576A of Hi-V structure. Accordingly, LD7576A is more capable to sustain negative voltage than other similar products. Nevertheless, a  $40K\Omega$ resistor is recommended to b e added on the Hi-V path to play as a current limit resistor whenever a negative voltage is applied.



#### **Frequency Trembling**

13

The LD7576A is built in with adj ustable frequency trembling function, which p rovides the power supply designers to optimize EMI p erformance and system cost. The Trembling frequency was internally s et for  $\pm 4$ KHz when incorporating with 65KHz switching frequency. On



the other h and, the modul ating frequency can be set b y adjusting the c apacitance value on the CT pin. T he best value for the CT capacitance is from 0.04  $7\mu$ F to 0.1 $\mu$ F, typically generating mo dulating frequency of 20 0Hz ~100Hz. It is a tradeoff to select proper CT value between the EMI performance an d OLP delay time. In theory, higher CT value will accompany with longer OLP de lay time.

It is strongly recommended to use higher quality capacitor (low temperature coefficient a nd low initial toler ance) like X7R type cera mic capacitor to avoid the va riation on the EMI performance under different temperatur e conditions. As show in figure 23, short la yout loop from CT to GND is prefer to pr event an y unexpected parasitic effect or coupling nois es. And be ware not to connect an y extra loading to CT pin except of the capacitor to minimize the affect on modulating frequency.



#### **On-Chip OTP**

An internal OTP circuit is embed ded inside the LD75 76A to provid e the worst-case p rotection for t his contro ller. When the chip temperature rises higher than the trip OTP level, the output will be disabled until the chip is c ooled down below the hysteresis window.

14







Μ

### **Package Information**

SOP-7



	<b>Dimensions in Millimeters</b>		Dimensions in Inch	
Symbols	MIN	МАХ	MIN	МАХ
А	4.801	5.004	0.189	0.197
В	3.810	3.988	0.150	0.157
С	1.346	1.753	0.053	0.069
D	0.330	0.508	0.013	0.020
F	1.194	1.346	0.047	0.053
н	0.178	0.229	0.007	0.009
I	0.102	0.254	0.004	0.010
J	5.791	6.198	0.228	0.244
М	0.406	1.270	0.016	0.050
θ	0°	8°	0°	8°



# Package Information SOP-8



	Dimensions in Millimeters		<b>Dimensions in Inch</b>	
Symbols	MIN	МАХ	MIN	МАХ
А	4.801	5.004	0.189	0.197
В	3.810	3.988	0.150	0.157
С	1.346	1.753	0.053	0.069
D	0.330	0.508	0.013	0.020
F	1.194	1.346	0.047	0.053
н	0.178	0.229	0.007	0.009
I	0.102	0.254	0.004	0.010
J	5.791	6.198	0.228	0.244
М	0.406	1.270	0.016	0.050
θ	0°	8°	0°	8°



### **Package Information**

DIP-8



Symbol	Dimension in Millimeters		<b>Dimensions in Inches</b>	
Oymbol	Min	Max	Min	Max
A 9.017		10.160	0.355	0.400
В	6.096	7.112	0.240	0.280
С		5.334		0.210
D	0.356	0.584	0.014	0.023
Е	1.143	1.778	0.045	0.070
F	2.337	2.743	0.092	0.108
	2.921	3.556	0.115	0.140
J	7.366	8.255	0.290	0.325
L 0.381			0.015	

#### **Important Notice**

Leadtrend Technology Corp. reserves the right to make changes or corrections to its products at any time without notice. Customers should verify the datasheets are current and complete before placing order.



### **Revision History**

Rev. I	Date	Change Notice	
00	3/17/2009	Driginal Specification.	
00a	5/26/2009	Package option: SOP-7	
00b	11/29/2009	Implementation: Absolute Maximum Rating	