#### INTEGRATED CIRCUITS

# DATA SHEET

# TDA4681 Video processor with automatic cut-off and white level control

Product specification Supersedes data of April 1993 File under Integrated Circuits, IC02 1997 Mar 04





### Video processor with automatic cut-off and white level control

**TDA4681** 

#### **FEATURES**

- · Operates from an 8 V DC supply
- Black level clamping of the colour difference, luminance and RGB input signals with coupling-capacitor DC level storage
- Two fully-controlled, analog RGB inputs, selected either by fast switch signals or via I<sup>2</sup>C-bus
- Saturation, contrast and brightness adjustment via I<sup>2</sup>C-bus
- Same RGB output black levels for Y/CD and RGB input signals
- Timing pulse generation from either a 2 or 3-level sandcastle pulse for clamping, horizontal and vertical synchronization, cut-off and white level timing pulses
- Automatic cut-off control with picture tube leakage current compensation
- Software-based automatic white level control or fixed white levels via I<sup>2</sup>C-bus
- Cut-off and white level measurement pulses in the last 4 lines of the vertical blanking interval (I<sup>2</sup>C-bus selection for PAL, SECAM, or NTSC, PAL-M)
- Increased RGB signal bandwidths for progressive scan and 100 Hz operation (selected via I<sup>2</sup>C-bus)
- Two switch-on delays to prevent discolouration before steady-state operation
- · Average beam current and peak drive limiting
- PAL/SECAM or NTSC matrix selection via I<sup>2</sup>C-bus
- Three adjustable reference voltage levels (via I<sup>2</sup>C-bus) for automatic cut-off and white level control
- Emitter-follower RGB output stages to drive the video output stages
- Hue control output for the TDA4555, TDA4650/T, TDA4655/T or TDA4657.



#### **GENERAL DESCRIPTION**

The TDA4681 is a monolithic integrated circuit with a colour difference interface for video processing in TV receivers. Its primary function is to process the luminance and colour difference signals from multistandard colour decoders, TDA4555, TDA4650/T, TDA4655/T or TDA4657, Colour Transient Improvement (CTI) IC, TDA4565, Picture Signal Improvement (PSI) IC, TDA4670 or from a feature module.

The required input signals are:

- · Luminance and negative colour difference signals
- 2 or 3-level sandcastle pulse for internal timing pulse generation
- I<sup>2</sup>C-bus data and clock signals for microcontroller control.

Two sets of analog RGB colour signals can also be inserted, e.g. one from a peritelevision connector and the other from an on-screen display generator; both inputs are fully-controlled internally. The TDA4681 includes full I<sup>2</sup>C-bus control of all parameters and functions with automatic cut-off and white level control of the picture tube cathode currents. It provides RGB output signals for the video output stages.

There is a very similar IC available, TDA4680. The only differences are in the NTSC matrix.

#### **ORDERING INFORMATION**

TYPE NUMBER		PACKAGE					
I TPE NUMBER	NAME	DESCRIPTION	VERSION				
TDA4681	DIP28	plastic dual in-line package; 28 leads (600 mil)	SOT117-1				
TDA4681WP	PLCC28	plastic leaded chip carrier; 28 leads	SOT261-2				

# Video processor with automatic cut-off and white level control

TDA4681


#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>P</sub>	supply voltage (pin 5)	7.2	8.0	8.8	V
I <sub>P</sub>	supply current (pin 5)	_	85	_	mA
V <sub>8(p-p)</sub>	luminance input (peak-to-peak value)	_	0.45	_	V
V <sub>6(p-p)</sub>	-(B - Y) input (peak-to-peak value)	_	1.33	_	V
V <sub>7(p-p)</sub>	-(R - Y) input (peak-to-peak value)	_	1.05	_	V
V <sub>14</sub>	3-level sandcastle pulse				
	H+V	_	2.5	_	V
	н	_	4.5	_	V
	BK	_	8.0	_	V
	2-level sandcastle pulse				
	H+V	_	2.5	_	V
	BK	_	4.5	_	V
V <sub>i(p-p)</sub>	RGB input signals at pins 2, 3, 4, 10, 11 and 12 (peak-to-peak value)	_	0.7	_	V
V <sub>o(b-w)</sub>	RGB outputs at pins 24, 22 and 20 (black-to-white value)	_	2.0	_	V
T <sub>amb</sub>	operating ambient temperature	0	_	70	°C

# Video processor with automatic cut-off and white level control

TDA4681

#### **BLOCK DIAGRAM**




# Video processor with automatic cut-off and white level control


#### **TDA4681**

#### **PINNING**

0)/11001		
SYMBOL	PIN	DESCRIPTION
FSW <sub>2</sub>	1	fast switch 2 input
R <sub>2</sub>	2	red input 2
G <sub>2</sub>	3	green input 2
B <sub>2</sub>	4	blue input 2
V <sub>P</sub>	5	supply voltage
-(B - Y)	6	colour difference input –(B – Y)
-(R - Y)	7	colour difference input –(R – Y)
Υ	8	luminance input
GND	9	ground
R <sub>1</sub>	10	red input 1
G <sub>1</sub>	11	green input 1
B <sub>1</sub>	12	blue input 1
FSW <sub>1</sub>	13	fast switch 1 input
SC	14	sandcastle pulse input
BCL	15	average beam current limiting input

SYMBOL	PIN	DESCRIPTION
C <sub>PDL</sub>	16	storage capacitor for peak drive limiting
CL	17	storage capacitor for leakage current
WI	18	white level measurement input
CI	19	cut-off measurement input
B <sub>O</sub>	20	blue output
C <sub>B</sub>	21	blue cut-off storage capacitor
G <sub>O</sub>	22	green output
C <sub>G</sub>	23	green cut-off storage capacitor
R <sub>O</sub>	24	red output
C <sub>R</sub>	25	red cut-off storage capacitor
HUE	26	hue control output
SDA	27	I <sup>2</sup> C-bus serial data input/output
SCL	28	I <sup>2</sup> C-bus serial clock input





### Video processor with automatic cut-off and white level control

**TDA4681** 

#### I<sup>2</sup>C-BUS PROTOCOL

#### Control

The I<sup>2</sup>C-bus transmitter/receiver provides the data bytes to select and adjust the following functions and parameters:

- · Brightness adjust
- Saturation adjust
- · Contrast adjust
- · Hue control voltage
- · RGB gain adjust
- RGB reference voltage levels
- · Peak drive limiting
- Selection of the vertical blanking interval and measurement lines for cut-off and white level control according to transmission standard
- Selects either 3-level or 2-level (5 V) sandcastle pulse
- Enables/disables input clamping pulse delay
- Enables/disables white level control
- Enables cut-off control; enables output clamping
- Enables/disables full screen white level
- Enables/disables full screen black level
- Selects either PAL/SECAM or NTSC matrix
- Enables saturation adjust; enables nominal saturation
- Enables/disables synchronization of the execution of I<sup>2</sup>C-bus commands with the vertical blanking interval
- Reads the result of the comparison of the nominal and actual RGB signal levels for automatic white level control.

#### I<sup>2</sup>C-bus transmitter/receiver and data transfer

I<sup>2</sup>C-BUS SPECIFICATION

The I<sup>2</sup>C-bus is a bidirectional, two-wire, serial data bus for intercommunication between ICs in a system.

The microcontroller transmits/receives data from the I<sup>2</sup>C-bus transceiver in the TDA4681 over the serial data line SDA (pin 27) synchronized by the serial clock line SCL (pin 28). Both lines are normally connected to a positive voltage supply through pull-up resistors. Data is transferred when the SCL line is LOW. When SCL is HIGH the serial data line SDA must be stable. A HIGH-to-LOW transition of the SDA line when SCL is HIGH is defined as a START bit. A LOW-to-HIGH transition of the SDA line when SCL is HIGH is defined as a STOP bit.

Each transmission must start with a START bit and end with a STOP bit. The bus is busy after a START bit and is only free again after a STOP bit has been transmitted.


I<sup>2</sup>C-BUS RECEIVER (MICROCONTROLLER WRITE MODE)


Each transmission to/from the I<sup>2</sup>C-bus transceiver consists of at least three bytes following the START bit. Each byte is acknowledged by an acknowledge bit immediately following each byte. The first byte is the Module Address (MAD) byte, also called the slave address byte. This consists of the module address, 1000100 for the TDA4681, plus the  $R/\overline{W}$  bit (see Fig.4). When the TDA4681 is a slave receiver ( $R/\overline{W}=0$ ) the module address byte is 10001000 (88H). When the TDA4681 is a slave transmitter ( $R/\overline{W}=1$ ) the module address byte is 10001001 (89H).


The length of a data transmission is unrestricted, but the module address and the correct subaddress must be transmitted before the data byte(s). The order of data transmission is shown in Figs 5 and 6. Without auto-increment (BREN = 0 or 1) the module address (MAD) byte is followed by a SubAddress (SAD) byte and one data byte only (see Fig.5).

# Video processor with automatic cut-off and white level control

TDA4681







### Video processor with automatic cut-off and white level control

**TDA4681** 

#### **AUTO-INCREMENT**

The auto-increment format enables quick slave receiver initialization by one transmission, when the  $I^2C$ -bus control bit BREN = 0 (see control register bits of Table 1). If BREN = 1 auto-increment is not possible.

If the auto-increment format is selected, the MAD byte is followed by a SAD byte and by the data bytes of consecutive subaddresses (see Fig.6).

All subaddresses from 00H to 0FH are automatically incremented, the subaddress counter wraps round from 0FH to 00H. Reserved subaddresses 0BH, 0EH and 0FH are treated as legal but have no effect. Subaddresses outside the range 00H and 0FH are not acknowledged by the device and neither auto-increment nor any other internal operation takes place (for versions V1 to V5 subaddresses outside the range 00H and 0FH are acknowledged but neither auto-increment nor any other internal operation takes place).

Subaddresses are stored in the TDA4681 to address the following parameters and functions (see Table 1):

- · Brightness adjust
- · Saturation adjust
- Contrast adjust
- · Hue control voltage
- · RGB gain adjust
- RGB reference voltage levels
- · Peak drive limiting adjust
- Control register functions.

The data bytes D7 to D0 (see Table 1) provide the data of the parameters and functions for video processing.

#### **CONTROL REGISTER 1**

VBWx (Vertical Blanking Window):

x = 0, 1 or 2. VBWx selects the vertical blanking interval and positions the measurement lines for cut-off and white level control.

The actual lines in the vertical blanking interval after the start of the vertical pulses selected as measurement lines for cut-off and white level control are shown in Table 2.

The standards marked with (\*) are for progressive line scan at double line frequency ( $2f_L$ ), i.e. approximately 31 kHz.

NMEN (NTSC Matrix Enable):

0 = PAL/SECAM matrix

1 = NTSC matrix.

WPEN (White Pulse Enable):

0 = white measuring pulse disabled

1 = white measuring pulse enabled.

BREN (Buffer Register Enable):

0 = new data is executed as soon as it is received

1 = data is stored in buffer registers and is transferred to the data registers during the next vertical blanking interval.

The I<sup>2</sup>C-bus transceiver does not accept any new data until this data is transferred into the data registers.

DELOF (Delay Off) delays the leading edge of clamping pulses:

0 = delay enabled

1 = delay disabled.

SC5 (SandCastle 5 V):

0 = 3-level sandcastle pulse

1 = 2-level (5 V) sandcastle pulse.

**CONTROL REGISTER 2** 

FSON2 (Fast Switch 2 ON)

FSDIS2 (Fast Switch 2 Disable)

FSON1 (Fast Switch 1 ON)

FSDIS1 (Fast Switch 1 Disable)

The RGB input signals are selected by FSON2 and FSON1 or FSW<sub>2</sub> and FSW<sub>1</sub>:

- FSON2 has priority over FSON1
- FSW<sub>2</sub> has priority over FSW<sub>1</sub>
- FSDIS1 and FSDIS2 disable FSW<sub>1</sub> and FSW<sub>2</sub> (see Table 3).

BCOF (Black level Control Off):

0 = automatic cut-off control enabled

1 = automatic cut-off control disabled; RGB outputs are clamped to fixed DC levels.

FSBL (Full Screen Black Level):

0 = normal mode

1 = full screen black level (cut-off measurement level during full field).

FSWL (Full Screen White Level):

0 = normal mode

1 = full screen white level (white measurement level during full field).

### Video processor with automatic cut-off and white level control

TDA4681

SATOF (Saturation control Off):

0 = saturation control enabled

1 = saturation control disabled, nominal saturation enabled.

I<sup>2</sup>C-BUS TRANSMITTER (MICROCONTROLLER READ MODE)

As an  $I^2$ C-bus transmitter,  $R/\overline{W} = 1$ , the TDA4681 sends a data byte from the status register to the microcontroller. The data byte consists of the following bits: PONRES, CB1, CB0, CG1, CG0, CR1, CR0 and 0, where PONRES is the most significant bit.

PONRES (Power On Reset) monitors the state of TDA4681's supply voltage:

0 = normal operation

1 = supply voltage has dropped below approximately 6.0 V (usually occurs when the TV receiver is switched on or the supply voltage was interrupted).

When PONRES changes state from a logic LOW to a logic HIGH all data and function bits are set to logic LOW.

2-BIT WHITE LEVEL ERROR SIGNAL (see Table 4)

CB1, CB0 = 2-bit white level of the blue channel.

CG1, CG0 = 2-bit white level of the green channel.

CR1, CR0 = 2-bit white level of the red channel.

Table 1 Subaddress (SAD) and data bytes; note 1

FUNCTION	SAD	MSB							LSB
FUNCTION (HE		D7	D6	D5	D4	D3	D2	D1	D0
Brightness	00	0	0	A05	A04	A03	A02	A01	A00
Saturation	01	0	0	A15	A14	A13	A12	A11	A10
Contrast	02	0	0	A25	A24	A23	A22	A21	A20
Hue control voltage	03	0	0	A35	A34	A33	A32	A31	A30
Red gain	04	0	0	A45	A44	A43	A42	A41	A40
Green gain	05	0	0	A55	A54	A53	A52	A51	A50
Blue gain	06	0	0	A65	A64	A63	A62	A61	A60
Red level reference	07	0	0	A75	A74	A73	A72	A71	A70
Green level reference	08	0	0	A85	A84	A83	A82	A81	A80
Blue level reference	09	0	0	A95	A94	A93	A92	A91	A90
Peak drive limit	0A	0	0	AA5	AA4	AA3	AA2	AA1	AA0
Reserved	0B	Х	Х	Х	Х	Х	Х	Х	Х
Control register 1	0C	SC5	DELOF	BREN	WPEN	NMEN	VBW2	VBW1	VBW0
Control register 2	0D	SATOF	FSWL	FSBL	BCOF	FSDIS2	FSON2	FSDIS1	FSON1
Reserved	0E	Х	Х	Х	Х	Х	Х	Х	Х
Reserved	0F	Х	Х	Х	Х	Х	Х	Х	Х

#### Note

1. X = don't care.

## Video processor with automatic cut-off and white level control

TDA4681

Table 2 Cut-off and white level measurement lines; notes 1 to 3

VBW2	VBW1	VBW0	R	G	В	WHITE	STANDARD
0	0	0	19	20	21	22	PAL/SECAM
0	0	1	16	17	18	19	NTSC/PAL M
0	1	0	22	23	24	25	PAL/SECAM (EB)
1	0	0	38, 39	40, 41	42, 43	44, 45	PAL*/SECAM*
1	0	1	32, 33	34, 35	36, 37	38, 39	NTSC*/PAL M*
1	1	0	44, 45	46, 47	48, 49	50, 51	PAL*/SECAM* (EB)

#### Notes

- 1. The line numbers given are those of the horizontal pulse counts after the start of the vertical component of the sandcastle pulse.
- 2. \* line frequency of approximately 31 kHz.
- 3. (EB) is extended blanking.

Table 3 Signal input selection by the fast source switches; notes 1 to 4

I <sup>2</sup> C-BUS CONTROL BITS			ANALOG SWITCH SIGNALS		II	:D		
FSON2	FSDIS2	FSON1	FSDIS1	FSW <sub>2</sub> (PIN 1)	FSW <sub>1</sub> (PIN 13)	RGB <sub>2</sub>	RGB₁	Y/CD
L	L	L	L	L	L			ON
				L	Н		ON	
				Н	Х	ON		
L	L	L	Н	L	Х			ON
				Н	X	ON		
L	L	Н	Х	L	Х		ON	
				Н	Х	ON		
L	Н	L	L	Х	L			ON
				Х	Н		ON	
L	Н	L	Н	Х	Х			ON
L	Н	Н	Х	Х	Х		ON	
Н	Х	Х	Х	Х	Х	ON		

#### **Notes**

- 1. H: logic HIGH implies that the voltage >0.9 V.
- 2. L: logic LOW implies that the voltage <0.4 V.
- 3. X = don't care.
- 4. ON indicates the selected input signal.

# Video processor with automatic cut-off and white level control

TDA4681

Table 4 2-bit white level error signals; bits CX1 and CX0

CX1	CX0	INTERPRETATION
0	0	RAR (Reset-After-Read): no new measurements since last read
1	0	actual (measured) white level less than the tolerance range
1	1	actual (measured) white level within the tolerance range
0	1	actual (measured) white level greater than the tolerance range

#### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V <sub>P</sub>	supply voltage (pin 5)	_	8.8	V
Vi	input voltage (pins 1 to 8, 10 to 13, 16, 21, 23 and 25)	-0.1	+V <sub>P</sub>	V
	input voltage (pins 14, 15, 18 and 19)	-0.7	V <sub>P</sub> + 0.7	V
	input voltage (pins 27 and 28)	-0.1	+8.8	V
I <sub>av</sub>	average current (pins 20, 22 and 24)	+4	-10	mA
I <sub>M</sub>	peak current (pins 20, 22 and 24)	+4	-20	mA
I <sub>18</sub>	input current	0	2	mA
I <sub>26</sub>	output current	+0.5	-8	mA
T <sub>stg</sub>	storage temperature	-20	+150	°C
T <sub>amb</sub>	operating ambient temperature	0	70	°C
P <sub>tot</sub>	total power dissipation			
	SOT117-1	_	1.2	W
	SOT261-2	_	1.0	W

1997 Mar 04

# Video processor with automatic cut-off and white level control

TDA4681

#### **CHARACTERISTICS**

All voltages are measured in test circuit of Fig.10 with respect to GND (pin 9);  $V_P = 8.0 \text{ V}$ ;  $T_{amb} = 25 \,^{\circ}\text{C}$ ; nominal signal amplitudes (black-to-white) at output pins 24, 22 and 20; nominal settings of brightness, contrast, saturation and white level control; without beam current or peak drive limiting; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply (pin	5)		•		•	•
V <sub>P</sub>	supply voltage		7.2	8.0	8.8	V
l <sub>P</sub>	supply current		_	85	110	mA
Colour diffe	erence inputs [-(B - Y): pin 6; -(R - Y)	: pin 7]	•		'	-
V <sub>6(p-p)</sub>	-(B - Y) input (peak-to-peak value)	notes 1 and 2	_	1.33	_	V
V <sub>7(p-p)</sub>	-(R - Y) signal (peak-to-peak value)	notes 1 and 2	_	1.05	_	V
V <sub>6,7</sub>	internal DC bias voltage	at black level clamping	_	3.1	_	V
I <sub>6,7</sub>	input current	during line scan	_	_	0.15	μΑ
		at black level clamping	100	_	_	μΑ
R <sub>6,7</sub>	AC input resistance		10	_	_	МΩ
Luminance/	/sync (VBS; Y: pin 8)			•	·	
V <sub>i(p-p)</sub>	luminance input voltage at pin 8 (peak-to-peak value)	note 2	_	0.45	_	V
V <sub>8(bias)</sub>	internal DC bias voltage	at black level clamping	_	3.1	_	V
18	input current	during line scan	_	_	0.15	μΑ
		at black level clamping	100	_	_	μΑ
R <sub>8</sub>	AC input resistance		10	-	_	МΩ
RGB input 1	I (R <sub>1</sub> : pin 10; G <sub>1</sub> : pin 11; B <sub>1</sub> : pin 12)					
V <sub>i(p-p)</sub>	input voltage at pins 10, 11 and 12 (peak-to-peak value)	note 2	_	0.7	_	V
V <sub>10/11/12(bias)</sub>	internal DC bias voltage	at black level clamping	_	5.4	_	V
I <sub>10/11/12</sub>	input current	during line scan	_	_	0.15	μΑ
		at black level clamping	100	_	_	μΑ
R <sub>10/11/12</sub>	AC input resistance		10	_	_	ΜΩ
RGB input 2	2 (R <sub>2</sub> : pin 2, G <sub>2</sub> : pin 3, B <sub>2</sub> : pin 4)					
$V_{i(p-p)}$	input voltage at pins 2, 3 and 4 (peak-to-peak value)	note 2	_	0.7	_	V
V <sub>2/3/4</sub>	internal DC bias voltage	at black level clamping	_	5.4	_	V
1 <sub>2/3/4</sub>	input current	during line scan	_	_	0.15	μΑ
		at black level clamping	100	_	_	μΑ
R <sub>2/3/4</sub>	AC input resistance		10	_	_	МΩ

# Video processor with automatic cut-off and white level control

TDA4681

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Fast signal	switch FSW <sub>1</sub> (pin 13) to select Y, CD o	or R <sub>1</sub> , G <sub>1</sub> , B <sub>1</sub> inputs (co	ntrol bits: s	ee Table 3)	•	
V <sub>13</sub>	voltage to select Y and CD		_	_	0.4	V
	voltage range to select R <sub>1</sub> , G <sub>1</sub> , B <sub>1</sub>		0.9	_	5.0	V
R <sub>13</sub>	internal resistance to ground		_	4.0	_	kΩ
Δt	difference between transit times for signal switching and signal insertion		_	_	10	ns
Fast signal	switch FSW <sub>2</sub> (pin 1) to select Y, CD/R <sub>1</sub>	, G <sub>1</sub> , B <sub>1</sub> or R <sub>2</sub> , G <sub>2</sub> , B <sub>2</sub> in	nputs (con	trol bits: see	e Table 3)	
V <sub>1</sub>	voltage to select Y, CD/R <sub>1</sub> , G <sub>1</sub> , B <sub>1</sub>		_	_	0.4	V
	voltage to select R <sub>2</sub> , G <sub>2</sub> , B <sub>2</sub>		0.9	_	5.0	V
R <sub>1</sub>	internal resistance to ground		_	4.0	_	kΩ
Δt	difference between transit times for signal switching and signal insertion		-	_	10	ns
d <sub>s</sub>	saturation below maximum	at 23H at 00H; f = 100 kHz		5	_	dB dB
Contrast ad	saturation below maximum  ljust [acts on internal RGB signals uncontrast); data byte 3FH for maximum imum contrast]	at 00H; f = 100 kHz der I <sup>2</sup> C-bus control; su	- baddress	50 <b>02H (bit re</b>	- solution 1	dB .5% of
Contrast ad	ljust [acts on internal RGB signals und ontrast); data byte 3FH for maximum	at 00H; f = 100 kHz der I <sup>2</sup> C-bus control; su	- baddress	50 <b>02H (bit re</b>	- solution 1	dB .5% of
Contrast ad maximum c 00H for min	just [acts on internal RGB signals und ontrast); data byte 3FH for maximum imum contrast]	at 00H; f = 100 kHz der I <sup>2</sup> C-bus control; su contrast, data byte 2C	- baddress	50 02H (bit re nal contra	- solution 1	dB .5% of a byte
Contrast ad maximum c 00H for min d <sub>c</sub> Brightness of brightnes byte 00H fo	ljust [acts on internal RGB signals und ontrast); data byte 3FH for maximum imum contrast]  contrast below maximum  adjust [acts on internal RGB signals und internal RGB s	at 00H; f = 100 kHz  der I <sup>2</sup> C-bus control; su contrast, data byte 2C  at 2CH at 00H  under I <sup>2</sup> C-bus control;	-  baddress  H for nomi  -  -  subaddres	50 02H (bit re nal contra  3 22 ss 00H (bit ominal brig	solution 1 st and dat  resolution	dB .5% of a byte  dB dB dB n 1.5% nd data
Contrast ad maximum c 00H for min d <sub>c</sub> Brightness of brightness	ljust [acts on internal RGB signals und ontrast); data byte 3FH for maximum imum contrast]  contrast below maximum  adjust [acts on internal RGB signals uses range); data byte 3FH for maximum r minimum brightness]  black level shift of nominal signal	at 00H; f = 100 kHz  der I <sup>2</sup> C-bus control; su contrast, data byte 2C  at 2CH at 00H  under I <sup>2</sup> C-bus control;	-  baddress  H for nomi  -  -  subaddres	50 02H (bit renal contra  3 22 ss 00H (bit	solution 1 st and dat  resolution	dB .5% of a byte  dB dB dB 1.5%
Contrast ad maximum c 00H for min d <sub>c</sub> Brightness of brightnes byte 00H fo	ljust [acts on internal RGB signals und ontrast); data byte 3FH for maximum imum contrast]  contrast below maximum  adjust [acts on internal RGB signals und internal RGB s	at 00H; f = 100 kHz  der I <sup>2</sup> C-bus control; su contrast, data byte 2C  at 2CH at 00H  under I <sup>2</sup> C-bus control; brightness, data byte	-  baddress  H for nomi  -  -  subaddres	50 02H (bit re nal contra  3 22 ss 00H (bit ominal brig	solution 1 st and dat  resolution	dB .5% of a byte  dB dB 1.5% and data
Contrast ad maximum cood for min dc Brightness of brightness byte 00H for dbr	ljust [acts on internal RGB signals und ontrast); data byte 3FH for maximum imum contrast]  contrast below maximum  adjust [acts on internal RGB signals uses range); data byte 3FH for maximum r minimum brightness]  black level shift of nominal signal amplitude referred to cut-off	at 00H; f = 100 kHz  der I <sup>2</sup> C-bus control; su contrast, data byte 2C  at 2CH at 00H  under I <sup>2</sup> C-bus control; brightness, data byte  at 3FH at 00H  paddresses 04H (red),	baddress H for nomi  - subaddres 27H for no	50 02H (bit renal contral 3 22 as 00H (bit pminal brig) 30 -50 and 06H	solution 1 st and dat  - resolution phtness ar  (blue); da	dB .5% of a byte  dB dB dB n 1.5% of data
Contrast ad maximum c 00H for min dc Brightness of brightnes byte 00H fo dbr	ljust [acts on internal RGB signals und ontrast); data byte 3FH for maximum imum contrast]  contrast below maximum  adjust [acts on internal RGB signals uses range); data byte 3FH for maximum r minimum brightness]  black level shift of nominal signal amplitude referred to cut-off measurement level  atiometers [under I²C-bus control; substitution of the signal control	at 00H; f = 100 kHz  der I <sup>2</sup> C-bus control; su contrast, data byte 2C  at 2CH at 00H  under I <sup>2</sup> C-bus control; brightness, data byte  at 3FH at 00H  paddresses 04H (red),	baddress H for nomi  - subaddres 27H for no	50 02H (bit renal contral 3 22 as 00H (bit pminal brig) 30 -50 and 06H	solution 1 st and dat  - resolution phtness ar  (blue); da	dB .5% of a byte  dB dB dB n 1.5% of data
Contrast ad maximum of 00H for min dc  Brightness of brightness byte 00H fo dbr  White poter 3FH for max	ljust [acts on internal RGB signals und contrast); data byte 3FH for maximum imum contrast]  contrast below maximum  adjust [acts on internal RGB signals uses range); data byte 3FH for maximum r minimum brightness]  black level shift of nominal signal amplitude referred to cut-off measurement level  atiometers [under I²C-bus control; substimum gain; data byte 22H for nominal	at 00H; f = 100 kHz  der I <sup>2</sup> C-bus control; su contrast, data byte 2C  at 2CH at 00H  under I <sup>2</sup> C-bus control; brightness, data byte  at 3FH at 00H  paddresses 04H (red),	baddress H for nomi  - subaddres 27H for no	50 02H (bit renal contral 3 22 as 00H (bit pminal brig) 30 -50 and 06H	solution 1 st and dat  - resolution phtness ar  (blue); da	dB .5% of a byte  dB dB dB n 1.5% nd data

# Video processor with automatic cut-off and white level control

TDA4681

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
-	ts (pins 24, 22 and 20; positive going to AH = 3FH); note 4	output signals and no	peak drive	limitation	;	
$V_{o(b-w)}$	nominal output signals (black-to-white value)		_	2.0	_	V
	maximum output signals (black-to-white value)		3.2	_	_	V
$\Delta V_{o}$	spread between RGB output signals		_	_	10	%
V <sub>o(min)</sub>	minimum output voltages		_	_	0.8	V
V <sub>o(max)</sub>	maximum output voltages		6.8	_	_	V
V <sub>24,22,20</sub>	voltage of cut-off measurement line	output clamping; BCOF = 1	2.3	2.5	2.7	V
I <sub>int</sub>	internal current sources		_	5.0	_	mA
R <sub>o</sub>	output resistance		_	65	110	Ω
Frequency	response				•	
f <sub>res</sub>	frequency response of Y path (from pin 8 to pins 24, 22 and 20)	f = 10 MHz	_	-	3	dB
	frequency response of CD path (from pins 7 to 24 and 6 to 20)	f = 8 MHz	_	-	3	dB
	frequency response of RGB <sub>1</sub> path (from pins 10 to 24, 11 to 22 and 12 to 20)	f = 10 MHz	-	_	3	dB
	frequency response of RGB <sub>2</sub> path (from pins 2 to 24, 3 to 22 and 4 to 20)	f = 10 MHz	-	_	3	dB
Sandcastle	pulse detector (pin 14)		<b>!</b>	1	'	
CONTROL BIT	SC5 = 0; 3-LEVEL; notes 5 and 6					
V <sub>14</sub>	sandcastle pulse voltage					
	for horizontal and vertical blanking pulses		2.0	2.5	3.0	V
	for horizontal pulses (line count)		4.0	4.5	5.0	V
	for burst key pulses		6.3	_	$V_{P} + 0.7$	V
CONTROL BIT	SC5 = 1; 2-LEVEL; note 5	1	I	1	1	1
V <sub>14</sub>	sandcastle pulse voltage					
	for horizontal and vertical blanking pulses		2.0	2.5	3.0	V
	for burst key pulses		4.0	4.5	$V_P + 0.7$	V

# Video processor with automatic cut-off and white level control

TDA4681

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
GENERAL			·	1		•
I <sub>14</sub>	input current	V <sub>14</sub> < 0.5 V	-100	_	_	μΑ
t <sub>d</sub>	leading edge delay of the clamping	control bit DELOF = 0	_	1.5	_	μs
	pulse	control bit DELOF = 1	_	0	_	μs
t <sub>BK</sub>	required burst key pulse time	control bit DELOF = 0; normally used with f <sub>L</sub>	3	_	_	μs
		control bit DELOF = 1; normally used with 2f <sub>L</sub>	1.5	_	_	μs
n <sub>pulse</sub>	required horizontal or burst key pulses during vertical blanking interval	e.g. at interlace scan (VBW2 = 0)	4	_	29	-
		e.g. at progressive line scan (VBW2 = 1)	8	_	57	-
Average be	am current limiting (pin 15); note 7				•	•
V <sub>c(15)</sub>	contrast reduction starting voltage		_	4.0	_	V
$\Delta V_{c(15)}$	voltage difference for full contrast reduction		_	-2.0	_	V
V <sub>br(15)</sub>	brightness reduction starting voltage		_	2.5	_	V
$\Delta V_{br(15)}$	voltage difference for full brightness reduction		_	-1.6	_	V
	limiting voltage [pin 16; internal peak on baddress 0AH]; note 8	drive limiting level (V <sub>pdl</sub> )	acts on	RGB outp	uts under	<sup>2</sup> C-bus
$V_{20,22,24}$	RGB output voltages	at 00H	_	_	3.0	V
		at 3FH	6.5	_	_	V
I <sub>16</sub>	charge current		_	-1	_	μΑ
	discharge current	during peak white	_	5	_	mA
V <sub>16</sub>	internal voltage limitation		4.5	_	_	V
V <sub>c(16)</sub>	contrast reduction starting voltage		_	4.0	_	V
$\Delta V_{c(16)}$	voltage difference for full contrast reduction		_	-2.0	_	V
V <sub>br(16)</sub>	brightness reduction starting voltage		_	2.5	_	V
$\Delta V_{br(16)}$	voltage difference for full brightness reduction		_	-1.6	_	V

# Video processor with automatic cut-off and white level control

TDA4681

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Automatic o	cut-off and white level control (pins 19	and 18); notes 9 to 11; s	ee Fig.8	'	'	!
V <sub>19</sub>	permissible voltage (also during scanning period)		_	-	V <sub>P</sub> – 1.4	V
I <sub>19</sub>	output current		_	_	-140	μΑ
	input current		150	_	_	μΑ
	additional input current	only during warming up	_	0.5	_	mA
V <sub>24,22,20</sub>	warming up amplitude (under I <sup>2</sup> C-bus control; subaddress 0AH)	switch-on delay 1	_	V <sub>pdl</sub> – 0.7	_	V
V <sub>19(th)</sub>	voltage threshold for picture tube cathode warming up	switch-on delay 1	_	5.0	_	V
V <sub>ref</sub>	internally controlled voltage	during leakage measurement period	_	3.0	_	V
DATA BYTE 0' REFERENCE I	7H FOR RED REFERENCE LEVEL, DATA BYTE LEVEL	: 08H FOR GREEN REFEREN	ICE LEVEL	AND DATA BY	TE 09H FC	R BLUE
$\Delta V_{19}$	difference between V <sub>MEAS</sub> (cut-off or	3FH (maximum V <sub>MEAS</sub> )	1.5	_	_	V
	white level measurement voltage) and	20H (nominal V <sub>MEAS</sub> )	_	1.0	_	V
	$V_{ref}$	00H (minimum V <sub>MEAS</sub> )	_	_	0.5	V
I <sub>18</sub>	input current	white level measurement	_	_	800	μΑ
R <sub>18</sub>	internal resistance	to $V_{ref}$ ; $I_{18} \le 800 \mu A$	_	100	_	Ω
$\Delta V_{19}$	white level register (measured value within tolerance range)	white level measurement	_	250	_	mV
Storage of	cut-off control voltage/output clampin	g voltage (pins 25, 23 ar	nd 21)		•	•
I <sub>21,23,25</sub>	charge and discharge currents	during cut-off measurement lines	_	0.3	_	mA
	input currents of storage inputs	outside measurement time	_	_	0.1	μΑ
Storage of I	leakage information (pin 17)	•	•		•	
I <sub>17</sub>	charge and discharge currents	during leakage measurement period	_	0.4	_	mA
	leakage current	outside time LM	_	_	0.1	μΑ
V <sub>17</sub>	voltage for reset to switch-on below		_	_	3.0	V
Hue contro	I (under I <sup>2</sup> C-bus control; subaddress ( Itage and data byte 00H for minimum v		aximum	voltage; da	ita byte 20	)H for
V <sub>26</sub>	output voltage	at 3FH	4.8	_	_	V
20	,	at 20H	_	3.0	_	V
		at 00H	_	_	1.0	V
I <sub>int</sub>	current of the internal current source at pin 26		500	-	_	μА
	1	L	-			

### Video processor with automatic cut-off and white level control

TDA4681

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I <sup>2</sup> C-bus trar	nsceiver clock SCL (pin 28)	'	'		1	!
f <sub>SCL</sub>	input frequency range		0	_	100	kHz
V <sub>IL</sub>	LOW level input voltage		_	_	1.5	V
V <sub>IH</sub>	HIGH level input voltage		3.0	_	6.0	V
I <sub>IL</sub>	LOW level input current	V <sub>28</sub> = 0.4 V	-10	_	_	μΑ
I <sub>IH</sub>	HIGH level input current		_	_	10	μΑ
tL	clock pulse LOW		4.7	_	_	μs
t <sub>H</sub>	clock pulse HIGH		4.0	_	_	μs
t <sub>r</sub>	rise time		_	_	1.0	μs
t <sub>f</sub>	fall time		_	_	0.3	μs
I <sup>2</sup> C-bus trar	nsceiver data input/output SDA (	pin 27)			•	
V <sub>IL</sub>	LOW level input voltage		_	_	1.5	V
V <sub>IH</sub>	HIGH level input voltage		3.0	_	6.0	V
I <sub>IL</sub>	LOW level input current	V <sub>27</sub> = 0.4 V	-10	_	_	μΑ
I <sub>IH</sub>	HIGH level input current		_	_	10	μΑ
I <sub>OL</sub>	LOW level output current	V <sub>27</sub> = 0.4 V	3.0	_	_	mA
t <sub>r</sub>	rise time		_	_	1.0	μs
t <sub>f</sub>	fall time		_	_	0.3	μs
t <sub>SU;DAT</sub>	data set-up time		0.25	_	_	μs

#### Notes to the characteristics

- 1. The values of the -(B-Y) and -(R-Y) colour difference input signals are for a 75% colour-bar signal.
- 2. The pins are capacitively coupled to a low ohmic source, with a recommended maximum output impedance of 600  $\Omega$ .
- 3. The white potentiometers affect the amplitudes of the RGB output signals including the white measurement pulses.
- 4. The RGB outputs at pins 24, 22 and 20 are emitter followers with current sources.
- Sandcastle pulses are compared with internal threshold voltages independent of V<sub>P</sub>. The threshold voltages separate the components of the sandcastle pulse. The particular component is generated when the voltage on pin 14 exceeds the defined internal threshold voltage.

The internal threshold voltages (control bit SC5 = 0) are:

- 1.5 V for horizontal and vertical blanking pulses
- 3.5 V for horizontal pulses
- 6.0 V for the burst key pulse.

The internal threshold voltages (control bit SC5 = 1) are:

- 1.5 V for horizontal and vertical blanking pulses
- 3.5 V for the burst key pulse.
- 6. A sandcastle pulse with a maximum voltage equal to (V<sub>P</sub> + 0.7 V) is obtained by limiting a 12 V sandcastle pulse.
- 7. Average beam current limiting reduces the contrast, at minimum contrast it reduces the brightness.
- 8. Peak drive limiting reduces the RGB outputs by reducing the contrast, at minimum contrast it reduces the brightness. The maximum RGB outputs are determined via the I<sup>2</sup>C-bus under subaddress 0AH. When an RGB output exceeds the maximum voltage, peak drive limiting is delayed by one horizontal line.

### Video processor with automatic cut-off and white level control

**TDA4681** 

9. The vertical blanking interval is defined by a vertical pulse which contains 4 (8) or more horizontal pulses; it begins with the start of the vertical pulse and ends with the end of the white measuring line. If the vertical pulse is longer than the selected vertical blanking window the blanking period ends with the end of the complete line after the end of the vertical pulse. The counter cycle time is 31 (63) horizontal pulses. If the vertical pulse contains more than 29 (57) horizontal pulses, the black level storage capacitors will be discharged while all signals are blanked. During leakage current measurement, the RGB channels are blanked to ultra-black level. During cut-off measurement one channel is set to the measurement pulse level, the other channels are blanked to ultra-black. Since the brightness adjust shifts the colour signal relative to the black level, the brightness adjust is disabled during the vertical blanking interval (see Figs 7 and 8).

- 10. During picture cathode warming up (first switch-on delay) the RGB outputs (pins 24, 22 and 20) are blanked to the ultra-black level during line scan. During the vertical blanking interval a white-level monitor pulse is fed out on the RGB outputs and the cathode currents are measured. When the voltage threshold on pin 19 is greater than 5.0 V, the monitor pulse is switched off and cut-off and white level control are activated (second switch-on delay). As soon as cut-off control stabilizes, RGB output blanking is removed.
- 11. Range of cut-off measurement level at the RGB outputs is 1 to 5 V. The recommended value is 3 V.
- 12. The hue control output at pin 26 is an emitter follower with current source.

**Table 5** Demodulator axes and amplification factors

PARAMETER	NTSC	PAL
(B – Y)* demodulator axis	0°	0°
(R – Y)* demodulator axis	95°	90°
(R – Y)* amplification factor	1.59	1.14
(B – Y)* amplification factor	2.03	2.03

Table 6 PAL/SECAM and NTSC matrix; notes 1 and 2


MATRIX	NMEN
PAL/SECAM	0
NTSC	1


#### **Notes**

- 1. PAL/SECAM signals are matrixed by the equation:  $V_{G-Y} = -0.51V_{R-Y} 0.19V_{B-Y}$  NTSC signals are matrixed by the equations (hue phase shift of -5 degrees):  $V_{R-Y^*} = 1.39V_{R-Y} 0.07V_{B-Y}$ ;  $V_{G-Y^*} = -0.46V_{R-Y} 0.15V_{B-Y}$ ;  $V_{B-Y^*} = V_{B-Y}$  In the matrix equations:  $V_{R-Y}$  and  $V_{B-Y}$  are conventional PAL demodulation axes and amplitudes at the output of the NTSC demodulator.  $V_{G-Y^*}$ ,  $V_{R-Y^*}$  and  $V_{B-Y^*}$  are the NTSC modified colour difference signals; this is equivalent to the demodulator axes and amplification factors shown in Table 5.  $V_{G-Y^*} = -0.33V_{R-Y^*} 0.17V_{B-Y^*}$ .
- 2. The vertical blanking interval is selected via the I<sup>2</sup>C-bus (see Table 2 and Fig.8). Vertical blanking is determined by the vertical component of the sandcastle pulse; this vertical component has priority when it is longer than the vertical blanking interval of the transmission standard.

# Video processor with automatic cut-off and white level control

TDA4681






1997 Mar 04

# Video processor with automatic cut-off and white level control

TDA4681


#### **INTERNAL PIN CONFIGURATION**



# Video processor with automatic cut-off and white level control

**TDA4681** 

#### **TEST AND APPLICATION INFORMATION**




# Video processor with automatic cut-off and white level control

**TDA4681** 

#### **PACKAGE OUTLINES**

DIP28: plastic dual in-line package; 28 leads (600 mil)

SOT117-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	e	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	5.1	0.51	4.0	1.7 1.3	0.53 0.38	0.32 0.23	36.0 35.0	14.1 13.7	2.54	15.24	3.9 3.4	15.80 15.24	17.15 15.90	0.25	1.7
inches	0.20	0.020	0.16	0.066 0.051	0.020 0.014	0.013 0.009	1.41 1.34	0.56 0.54	0.10	0.60	0.15 0.13	0.62 0.60	0.68 0.63	0.01	0.067

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT117-1	051G05	MO-015AH			<del>92-11-17</del> 95-01-14	

# Video processor with automatic cut-off and white level control

**TDA4681** 

#### PLCC28: plastic leaded chip carrier; 28 leads

SOT261-2



UNIT	A	A <sub>1</sub> min.	A <sub>3</sub>	A <sub>4</sub> max.	bp	b <sub>1</sub>	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>D</sub>	eE	H <sub>D</sub>	HE	k	k <sub>1</sub> max.	Lp	v	w	у	Z <sub>D</sub> <sup>(1)</sup> max.	Z <sub>E</sub> <sup>(1)</sup> max.	β
mm	4.57 4.19	0.51	0.25	3.05	0.53 0.33	0.81 0.66			1.27	10.92 9.91	10.92 9.91	12.57 12.32	12.57 12.32	1.22 1.07	0.51	1.44 1.02	0.18	0.18	0.10	2.16	2.16	45°
inches	0.180 0.165	0.020	0.01	0.12			0.456 0.450		0.05	0.430 0.390	0.430 0.390	0.495 0.485	0.495 0.485	0.048 0.042	0.020	0.057 0.040	0.007	0.007	0.004	0.085	0.085	

#### Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT261-2					<del>92-11-17</del> 95-02-25	

## Video processor with automatic cut-off and white level control

TDA4681

#### **SOLDERING**

#### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

#### DIP

#### SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (T<sub>stg max</sub>). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

#### **PLCC**

#### REFLOW SOLDERING

Reflow soldering techniques are suitable for all PLCC packages.

The choice of heating method may be influenced by larger PLCC packages (44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. For more information, refer to the Drypack chapter in our "Quality Reference Handbook" (order code 9397 750 00192).

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250  $^{\circ}$ C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

#### WAVE SOLDERING

Wave soldering techniques can be used for all PLCC packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

### Video processor with automatic cut-off and white level control

**TDA4681** 

#### **DEFINITIONS**

Data sheet status					
Objective specification This data sheet contains target or goal specifications for product development.					
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.				
Product specification	This data sheet contains final product specifications.				
Limiting values					

#### **Limiting values**

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### **Application information**

Where application information is given, it is advisory and does not form part of the specification.

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

#### PURCHASE OF PHILIPS I2C COMPONENTS



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.