
INTEGRATED CIRCUITS



Product specification Supersedes data of May 1993 File under Integrated Circuits, IC02 1997 Jun 23



TDA4687

FEATURES

- Operates from an 8 V DC supply
- Black level clamping of the colour difference, luminance and RGB input signals with coupling-capacitor DC level storage
- Two analog RGB inputs, selected either by fast switch signals or via I²C-bus; brightness and contrast control of both RGB inputs
- Saturation, contrast, brightness and white adjustment via I²C-bus
- Same RGB output black levels for Y/CD and RGB input signals
- Timing pulse generation from either a 2 or 3-level sandcastle pulse for clamping, vertical synchronization and cut-off timing pulses
- Automatic cut-off control or clamped output selectable via I²C-bus
- Automatic cut-off control with picture tube leakage current compensation
- Cut-off measurement pulses after end of the vertical blanking pulse or end of an extra vertical flyback pulse
- Ultra-black or nominal black blanking selectable via I²C-bus in clamped output mode
- Two switch-on delays to prevent discolouration before steady-state operation
- Average beam current and peak drive limiting
- PAL/SECAM or NTSC matrix selection via I²C-bus
- Emitter-follower RGB output stages to drive the video output stages
- I²C-bus controlled DC output e.g. for hue-adjust of NTSC (multistandard) decoders
- Positive amplification factor of cut-off control voltage.

GENERAL DESCRIPTION

The TDA4687 is a monolithic integrated circuit with a luminance and a colour difference interface for video processing in TV receivers. Its primary function is to process the luminance and colour difference signals from a colour decoder which is equipped e.g. with the multistandard decoder TDA4655 or TDA9160 plus delay



line TDA4661 and the Picture Signal Improvement (PSI) IC, TDA467X, or from a feature module.

The required input signals are:

- · Luminance and negative colour difference signals
- 2 or 3-level sandcastle pulse for internal timing pulse generation
- I²C-bus data and clock signals for microcontroller control.

Two sets of analog RGB colour signals can also be inserted, e.g. one from a peritelevision connector and the other from an on-screen display generator. The TDA4687 includes full I²C-bus control of all parameters and functions with automatic cut-off control of the picture tube cathode currents. It provides RGB output signals for the video output stages.

The TDA4687 is a simplified, pin compatible (except for pin 18) version of the TDA4680. The module address via I^2C -bus can be used for both ICs; where a function is not included in the TDA4687 the I^2C -bus command is not executed. The differences with the TDA4680 are:

- No automatic white level control; the white levels are determined directly by the l²C-bus data
- RGB reference levels for automatic cut-off control are not adjustable via I²C-bus
- Clamping delay is fixed
- Only contrast and brightness adjust for the RGB input signals
- The measurement lines are triggered either by the trailing edge of the vertical component of the sandcastle pulse or by the trailing edge of an optional external vertical flyback pulse (on pin 18), according to which occurs first.

The TDA4686 is like TDA4687 but intended for double line frequency application.

ORDERING INFORMATION


TYPE NUMBER	PACKAGE				
ITPE NOWBER	NAME	DESCRIPTION	VERSION		
TDA4687	DIP28	plastic dual in-line package; 28 leads (600 mil)	SOT117-1		

TDA4687

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VP	supply voltage (pin 5)	7.2	8.0	8.8	V
I _P	supply current (pin 5)	_	60	-	mA
V _{8(p-p)}	luminance input (peak-to-peak value)	_	0.45	-	V
V _{6(p-p)}	–(B – Y) input (peak-to-peak value)	_	1.33	-	V
V _{7(p-p)}	–(R – Y) input (peak-to-peak value)	_	1.05	-	V
V ₁₄	3-level sandcastle pulse				
	H+V	_	2.5	_	V
	н	_	4.5	_	V
	ВК	_	8.0	_	V
	2-level sandcastle pulse				
	H+V	_	2.5	_	V
	ВК	_	4.5	_	V
V _{i(p-p)}	RGB input signals at pins 2, 3, 4, 10, 11 and 12 (peak-to-peak value)	-	0.7	_	V
V _{o(b-w)}	RGB outputs at pins 24, 22 and 20 (black-to-white value)	_	2.0	_	V
T _{amb}	operating ambient temperature	0	_	70	°C

BLOCK DIAGRAM



Video processor with automatic cut-off control

TDA4687

PINNING

SYMBOL	PIN	DESCRIPTION			
FSW ₂	1	fast switch 2 input			
R ₂	2	red input 2			
G ₂	3	green input 2			
B ₂	4	blue input 2			
V _P	5	supply voltage			_
-(B - Y)	6	colour difference input –(B – Y)	FSW ₂ 1	U	28 SCL
–(R – Y)	7	colour difference input –(R – Y)	R ₂ 2		27 SDA
Y	8	luminance input			26 HUE
GND	9	ground	G ₂ 3		
R ₁	10	red input 1	B ₂ 4		25 C _R
G ₁	11	green input 1	V _P 5		24 R _O
B ₁	12	blue input 1	-(B - Y) 6		23 C _G
FSW ₁	13	fast switch 1 input	-(R - Y) 7 Y 8		22 G _O
SC	14	sandcastle pulse input	Y 8	TDA4687	21 C _B
BCL	15	average beam current limiting input	GND 9		20 B _O
C _{PDL}	16	storage capacitor for peak drive limiting	R ₁ 10		19 CI
CL	17	storage capacitor for leakage current	G ₁ 11		18 VFB
VFB	18	vertical flyback pulse input	B ₁ 12		17 CL
CI	19	cut-off measurement input	FSW ₁ 13		16 C _{PDL}
B _O	20	blue output	SC 14		15 BCL
C _B	21	blue cut-off storage capacitor		MED721	
G _O	22	green output		web72	
C _G	23	green cut-off storage capacitor			
R _O	24	red output			
C _R	25	red cut-off storage capacitor			
HUE	26	hue control output			
SDA	27	I ² C-bus serial data input;			
SCL	28	acknowledge output I ² C-bus serial clock input	Fig.2	Pin configu	iration.

TDA4687

I²C-BUS PROTOCOL

Control

The I²C-bus transmitter provides the data bytes to select and adjust the following functions and parameters:

- Brightness adjust
- Saturation adjust
- · Contrast adjust
- DC output e.g. for hue control
- RGB gain adjust
- · Peak drive limiting level adjust
- Selects either 3-level or 2-level (5 V) sandcastle pulse
- Enables cut-off control; enables output clamping (2 different modes)
- Selects either PAL/SECAM or NTSC matrix
- Enables/disables synchronization of the execution of I²C-bus commands with the vertical blanking interval
- Enables Y/CD, RGB₁ or RGB₂ input.

I²C-bus transmitter and data transfer

I²C-BUS SPECIFICATION

The I²C-bus is a bidirectional, two-wire, serial data bus for intercommunication between ICs in an equipment. The microcontroller transmits data to the I²C-bus receiver in the TDA4687 over the serial data line SDA (pin 27) synchronized by the serial clock line SCL (pin 28). Both lines are normally connected to a positive voltage supply through pull-up resistors. Data is transferred when the SCL line is LOW. When SCL is HIGH the serial data line SDA must be stable. A HIGH-to-LOW transition of the SDA line when SCL is HIGH is defined as a START bit. A LOW-to-HIGH transition of the SDA line when SCL is HIGH is defined as a STOP bit.

Each transmission must start with a START bit and end with a STOP bit. The bus is busy after a START bit and is only free again after a STOP bit has been transmitted. I²C-BUS RECEIVER (MICROCONTROLLER WRITE MODE)

Each transmission to the l²C-bus receiver consists of at least three bytes following the START bit. Each byte is acknowledged by an acknowledge bit immediately following each byte. The first byte is the Module Address (MAD) byte, also called slave address byte. This includes the module address, 1000100 for the TDA4687. The TDA4687 is a slave receiver (R/W = 0), therefore the module address byte is 10001000 (88H; see also Fig.3).

The length of a data transmission is unrestricted, but the module address and the correct subaddress must be transmitted before the data byte(s). The order of data transmission is shown in Figs 4 and 5. Without auto-increment (BREN = 0 or 1) the module address (MAD) byte is followed by a SubAddress (SAD) byte and one data byte only (see Fig.4).

TDA4687







Fig.4 Data transmission without auto-increment (BREN = 0 or 1).



TDA4687

AUTO-INCREMENT

The auto-increment format enables quick slave receiver initialization by one transmission, when the I^2C -bus control bit BREN = 0 (see control register bits of Table 1). If BREN = 1 auto-increment is not possible.

If the auto-increment format is selected, the MAD byte is followed by a SAD byte and by the data bytes of consecutive subaddresses (see Fig.5).

All subaddresses from 00H to 0FH are automatically incremented, the subaddress counter wraps round from 0FH to 00H. Reserved subaddresses 07H, 08H, 09H, 0BH and 0FH are treated as legal but have no effect. Subaddresses outside the range 00H and 0FH are not acknowledged by the device.

Subaddresses are stored in the TDA4687 to address the following parameters and functions (see Table 1):

- Brightness adjust
- Saturation adjust
- · Contrast adjust
- Hue control voltage
- RGB gain adjust
- · Peak drive limiting adjust
- · Control register functions.

The data bytes D7 to D0 (see Table 1) provide the data of the parameters and functions for video processing.

CONTROL REGISTER 1

NMEN (NTSC Matrix Enable):

- 0 = PAL/SECAM matrix
- 1 = NTSC matrix.

BREN (Buffer Register Enable):

0 = new data is executed as soon as it is received

1 = data is stored in buffer registers and is transferred to the data registers during the next vertical blanking interval.

The I²C-bus receiver does not accept any new data until this data is transferred into the data registers.

SC5 (SandCastle 5 V):

- 0 = 3-level sandcastle pulse
- 1 = 2-level (5 V) sandcastle pulse.

CONTROL REGISTER 2

FSON2 (Fast Switch 2 ON).

FSDIS2 (Fast Switch 2 Disable).

FSON1 (Fast Switch 1 ON).

FSDIS1 (Fast Switch 1 Disable).

The RGB input signals are selected by FSON2 and FSON1 or FSW₂ and FSW₁:

- FSON2 has priority over FSON1
- FSW₂ has priority over FSW₁
- FSDIS1 and FSDIS2 disable FSW₁ and FSW₂ (see Table 2).

BCOF (Black level Control Off):

- 0 =automatic cut-off control enabled
- 1 = automatic cut-off control disabled; RGB outputs are clamped to fixed DC levels.

CONTROL REGISTER 3

MOD2 (output clamp MODe2)

- 0 = inactive
- 1 = output clamping, but brightness inactive.

When MOD2 = 1 and BCOF = 1 output clamp is enabled and brightness adjust is disabled (for clamping purposes of following RGB receivers).

(BCOF = 0) AND (MOD2 = 1); from the description given above the influence on the clamping stage is contradictory. Consequently, there is no purpose to this combination and it makes no sense to switch this combination.

When the supply voltage has dropped below approximately 6.0 V (usually occurs when the TV receiver is switched on or the supply voltage is interrupted) all data and function bits are set to 01H.

TDA4687

FUNCTION	SAD	MSB							LSB
FUNCTION	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Brightness	00	0	0	A05	A04	A03	A02	A01	A00
Saturation	01	0	0	A15	A14	A13	A12	A11	A10
Contrast	02	0	0	A25	A24	A23	A22	A21	A20
Hue control voltage	03	0	0	A35	A34	A33	A32	A31	A30
Red gain	04	0	0	A45	A44	A43	A42	A41	A40
Green gain	05	0	0	A55	A54	A53	A52	A51	A50
Blue gain	06	0	0	A65	A64	A63	A62	A61	A60
Reserved	07	0	0	Х	Х	Х	Х	Х	X
Reserved	08	0	0	Х	Х	Х	Х	Х	Х
Reserved	09	0	0	Х	Х	Х	Х	Х	X
Peak drive limit	0A	0	0	AA5	AA4	AA3	AA2	AA1	AA0
Reserved	0B	Х	Х	Х	Х	Х	Х	Х	X
Control register 1	0C	SC5	Х	BREN	Х	NMEN	Х	Х	X
Control register 2	0D	Х	Х	Х	BCOF	FSDIS2	FSON2	FSDIS1	FSON1
Control register 3	0E	Х	Х	MOD2	Х	Х	Х	Х	X
Reserved	0F	Х	Х	X	Х	Х	Х	Х	X

Table 1 Subaddress (SAD) and data bytes; note 1

Note

1. X = don't care, but for software compatibility with other or future video ICs it is recommended to set all X to logic 0.

TDA4687

l ² C	-BUS CO		BITS	ANALOG SWI	TCH SIGNALS	11	D	
FSON2	FSDIS2	FSON1	FSDIS1	FSW ₂ (PIN 1)	FSW ₁ (PIN 13)	RGB ₂	RGB ₁	Y/CD
L	L	L	L	L	L			ON
				L	Н		ON	
				Н	Х	ON		
L	L	L	н	L	Х			ON
				Н	Х	ON		
L	L	н	Х	L	Х		ON	
				Н	Х	ON		
L	Н	L	L	Х	L			ON
				Х	Н		ON	
L	Н	L	н	Х	Х			ON
L	Н	н	Х	Х	Х		ON	
Н	Х	Х	Х	Х	Х	ON		

Table 2Signal input selection by the fast source switches; notes 1 to 4

Notes

- 1. H: logic HIGH implies that the voltage >0.9 V.
- 2. L: logic LOW implies that the voltage <0.4 V.
- 3. X = don't care.
- 4. ON indicates the selected input signal.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _P	supply voltage (pin 5)	_	8.8	V
Vi	input voltage (pins 1 to 8, 10 to 13, 16, 21, 23 and 25)	-0.1	+V _P	V
	input voltage (pins 15, 18 and 19)	-0.7	V _P + 0.7	V
	input voltage (pins 27 and 28)	-0.1	+8.8	V
V ₁₄	sandcastle pulse voltage	-0.7	V _P + 5.8	V
l _{av}	average current (pins 20, 22 and 24)	-10	+4	mA
I _M	peak current (pins 20, 22 and 24)	-20	+4	mA
I ₂₆	output current	-8	+0.6	mA
T _{stg}	storage temperature	-20	+150	°C
T _{amb}	operating ambient temperature	0	70	°C
P _{tot}	total power dissipation	-	1.2	W

TDA4687

CHARACTERISTICS

All voltages are measured in test circuit of Fig.9 with respect to GND (pin 9); $V_P = 8.0 \text{ V}$; $T_{amb} = 25 \text{ °C}$; nominal signal amplitudes (black-to-white) at output pins 24, 22 and 20; nominal settings of brightness, contrast, saturation and white level control; without beam current or peak drive limiting; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply (pin	5)	1	•	1		-
VP	supply voltage		7.2	8.0	8.8	V
I _P	supply current		-	60	_	mA
Colour diffe	rence inputs [–(B – Y): pin 6; –(R – Y): pin 7]	•			•
V _{6(p-p)}	–(B – Y) input (peak-to-peak value)	notes 1 and 2	-	1.33	_	V
V _{7(p-p)}	–(R – Y) input (peak-to-peak value)	notes 1 and 2	-	1.05	_	V
V _{6,7}	internal DC bias voltage	at black level clamping	-	4.1	_	V
I _{6,7}	input current	during line scan	-	-	0.1	μA
		at black level clamping	100	-	-	μA
R _{6,7}	input resistance		10	-	_	MΩ
Luminance/	sync (VBS; Y: pin 8)		•		•	•
V _{i(p-p)}	luminance input voltage at pin 8 (peak-to-peak value)	note 2	-	0.45	_	V
V _{8(bias)}	internal DC bias voltage	at black level clamping	-	4.1	_	V
I ₈	input current	during line scan	_	-	0.1	μA
		at black level clamping	100	-	-	μA
R ₈	input resistance		10	-	-	MΩ
RGB input 1	(R ₁ : pin 10; G ₁ : pin 11; B ₁ : pin 12)					
V _{i(p-p)}	input voltage at pins 10, 11 and 12 (peak-to-peak value)	note 2	-	0.7	-	V
V _{10/11/12(bias)}	internal DC bias voltage	at black level clamping	-	5.7	-	V
I _{10/11/12}	input current	during line scan	-	-	0.1	μA
		at black level clamping	100	-	-	μA
R _{10/11/12}	input resistance		10	-	-	MΩ
RGB input 2	2 (R ₂ : pin 2, G ₂ : pin 3, B ₂ : pin 4)					
V _{i(p-p)}	input voltage at pins 2, 3 and 4 (peak-to-peak value)	note 2	-	0.7	-	V
V _{2/3/4}	internal DC bias voltage	at black level clamping	-	5.7	-	V
I _{2/3/4}	input current	during line scan	-	-	0.1	μA
		at black level clamping	100	-	-	μA
R _{2/3/4}	input resistance		10	-	_	MΩ

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Fast signal	switch FSW ₁ (pin 13) to select Y, CD o	or R ₁ , G ₁ , B ₁ inputs (co	ntrol bits: se	ee Table 2)	-1	
V ₁₃	voltage to select Y and CD		_	_	0.4	V
	voltage to select R ₁ , G ₁ , B ₁		0.9	_	5.0	V
R ₁₃	internal resistance to ground		_	4.0	_	kΩ
Δt	difference between transit times for signal switching and signal insertion		-	-	10	ns
Fast signal	switch FSW_2 (pin 1) to select Y, CD/R	1, G ₁ , B ₁ or R ₂ , G ₂ , B ₂ i	nputs (cont	trol bits: see	e Table 2)	
V ₁	voltage to select Y, CD/R ₁ , G ₁ , B ₁		_	-	0.4	V
	voltage to select R ₂ , G ₂ , B ₂		0.9	_	5.0	V
R ₁	internal resistance to ground		_	4.0	_	kΩ
Δt	difference between transit times for signal switching and signal insertion		-	-	10	ns
and data by	-	1				
d _s	saturation below maximum	at 23H at 00H: f = 100 kHz	-	5 50	-	dB dB
d _s Contrast ac maximum c	saturation below maximum Jjust [acts on internal RGB signals un contrast); data byte 3FH for maximum nimum contrast]	at 00H; f = 100 kHz der l ² C-bus control; su		50 02H (bit re		dB .5% of
d _s Contrast ac maximum c	ljust [acts on internal RGB signals un contrast); data byte 3FH for maximum	at 00H; f = 100 kHz der l ² C-bus control; su		50 02H (bit re		dB .5% of
d _s Contrast ao maximum o 00H for mir	ljust [acts on internal RGB signals un contrast); data byte 3FH for maximum nimum contrast]	at 00H; f = 100 kHz der I ² C-bus control; su contrast, data byte 22	H for nomi	50 02H (bit re nal contras		dB .5% of a byte
d _s Contrast ac maximum o 00H for mir d _c Brightness of maximu data byte 0	Ijust [acts on internal RGB signals un contrast); data byte 3FH for maximum nimum contrast] contrast below maximum adjust [acts on internal RGB signals in brightness); data byte 3FH for maximum 0H for minimum brightness]	at 00H; f = 100 kHz der I ² C-bus control; su contrast, data byte 22I at 22H at 00H under I ² C-bus control; mum brightness, data	H for nomi	50 02H (bit renal contrast 5 22 ss 00H (bit pr nominal	st and dat - resolution brightnes	dB .5% of a byte dB dB dB n 1.5% ss and
d _s Contrast ac maximum o 00H for mir d _c Brightness of maximu data byte 0	djust [acts on internal RGB signals un contrast); data byte 3FH for maximum nimum contrast] contrast below maximum adjust [acts on internal RGB signals on n brightness); data byte 3FH for maxim	at 00H; f = 100 kHz der I ² C-bus control; su contrast, data byte 22 at 22H at 00H under I ² C-bus control;	H for nomi	50 02H (bit re- nal contras 5 22 ss 00H (bit	st and dat	dB .5% of a byte dB dB n 1.5%
d _s Contrast ac maximum o 00H for mir d _c Brightness of maximu data byte 0 d _{br} White pote	Igust [acts on internal RGB signals un contrast); data byte 3FH for maximum nimum contrast] contrast below maximum adjust [acts on internal RGB signals of normal signals of the provide shift of normal signal amplitude referred to cut-off	at 00H; f = 100 kHz der I²C-bus control; su contrast, data byte 22I at 22H at 00H under I²C-bus control; mum brightness, data at 3FH at 00H at 3FH at 00H	H for nomi	50 02H (bit re- nal contras 5 22 55 00H (bit 57 nominal 30 -50 0) and 06H	st and dat - resolution brightnes - (blue); da	dB .5% of a byte dB dB dB ss and % %
d _s Contrast ac maximum o 00H for mir d _c Brightness of maximum data byte 0 d _{br} White poter 3FH for ma	Ajust [acts on internal RGB signals un contrast); data byte 3FH for maximum nimum contrast] contrast below maximum adjust [acts on internal RGB signals of n brightness); data byte 3FH for maxim 0H for minimum brightness] black level shift of nominal signal amplitude referred to cut-off measurement level ntiometers [under I ² C-bus control; sub	at 00H; f = 100 kHz der I²C-bus control; su contrast, data byte 22I at 22H at 00H under I²C-bus control; mum brightness, data at 3FH at 00H at 3FH at 00H	H for nomi	50 02H (bit re- nal contras 5 22 55 00H (bit 57 nominal 30 -50 0) and 06H	st and dat - resolution brightnes - (blue); da	dB .5% of a byte dB dB dB ss and % %
d _s Contrast ac maximum o 00H for mir d _c Brightness of maximu data byte 0 d _{br} White pote	Jjust [acts on internal RGB signals un contrast); data byte 3FH for maximum nimum contrast] contrast below maximum adjust [acts on internal RGB signals of brightness); data byte 3FH for maximum oH for minimum brightness] black level shift of nominal signal amplitude referred to cut-off measurement level ntiometers [under I ² C-bus control; sub ximum gain; data byte 19H for nominal	at 00H; f = 100 kHz der I²C-bus control; su contrast, data byte 22I at 22H at 00H under I²C-bus control; mum brightness, data at 3FH at 00H at 3FH at 00H	H for nomi	50 02H (bit re- nal contras 5 22 55 00H (bit 57 nominal 30 -50 0) and 06H	st and dat - resolution brightnes - (blue); da	dB .5% of a byte dB dB dB ss and % %

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
RGB output	ts (pins 24, 22 and 20; positive going	output signals; peak c	Irive limiter	set = 3FH); note 4	I
V _{o(b-w)}	nominal output signals (black-to-white value)		-	2.0	-	V
	maximum output signals (black-to-white value)		3.0	-	-	V
ΔVo	spread between RGB output signals		-	-	10	%
Vo	minimum output voltages		_	_	0.8	V
	maximum output voltages		6.8	_	_	V
V _{24,22,20}	voltage of cut-off measurement line equivalent to voltage during ultra-black	output clamping; BCOF = 1	2.3	2.5	2.7	V
l _{int}	internal current sources		_	5.0	_	mA
R _o	output resistance		-	20	-	Ω
Frequency	response	•		ł		
f _{res}	frequency response of Y path (from pin 8 to pins 24, 22 and 20)	f = 10 MHz	-	-	3	dB
	frequency response of CD path (from pins 7 to 24 and 6 to 20)	f = 8 MHz	_	-	3	dB
	frequency response of RGB ₁ path (from pins 10 to 24, 11 to 22 and 12 to 20)	f = 10 MHz	-	-	3	dB
	frequency response of RGB ₂ path (from pins 2 to 24, 3 to 22 and 4 to 20)	f = 10 MHz	-	-	3	dB
Sandcastle	pulse detector (pin 14)	•	·		·	
CONTROL BIT	⁻ SC5 = 0; 3-LEVEL; notes 5 and 6					
V ₁₄	sandcastle pulse voltage					
	for horizontal and vertical blanking pulses		2.0	2.5	3.0	V
	for horizontal pulses (line count)		4.0	4.5	5.0	V
	for burst key pulses (clamping)		7.6	_	V _P + 5.8	V
CONTROL BIT	SC5 = 1; 2-LEVEL; notes 5 and 6	•				
V ₁₄	sandcastle pulse voltage					
	for horizontal and vertical blanking pulses		2.0	2.5	3.0	V
	for burst key pulses		4.0	4.5	V _P + 5.8	V
GENERAL						
I ₁₄	output current	V ₁₄ = 0 V	-	_	-100	μA
t _d	leading edge delay of the clamping pulse		-	1.5	-	μs

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Vertical flyt	back (pin 18); note 6				1	
V ₁₈	vertical flyback pulse	for LOW	_	_	2.5	V
		for HIGH	4.5	_	_	V
	internal voltage	pin 18 open-circuit; note 7	-	5.0	_	V
I ₁₈	input current		_	_	5	μA
Average be	am current limiting (pin 15); note 8					
V _{c(15)}	contrast reduction starting voltage		_	4.0	_	V
$\Delta V_{c(15)}$	voltage difference for full contrast reduction		-	-2.0	_	V
V _{br(15)}	brightness reduction starting voltage		-	2.5	_	V
$\Delta V_{br(15)}$	voltage difference for full brightness reduction		-	-1.6	_	V
	limiting voltage [pin 16; internal peak baddress 0AH]; note 9	drive limiting level (V _{pc}	_{ll}) acts on	RGB output	s under l ⁱ	² C-bus
V _{20,22,24}	minimum RGB output voltages	at 00H	_	_	3.0	V
	maximum RGB output voltages	at 3FH	7.0	_	_	V
I ₁₆	charge current		_	-1	_	μA
	discharge current	during peak white	-	5	_	mA
V ₁₆	internal voltage limitation		4.5	_	_	V
V _{c(16)}	contrast reduction starting voltage		_	4.0	_	V
$\Delta V_{c(16)}$	voltage difference for full contrast reduction		-	-2.0	_	V
V _{br(16)}	brightness reduction starting voltage		_	2.5	-	V
$\Delta V_{br(16)}$	voltage difference for full brightness reduction		-	-1.6	_	V
Automatic of	cut-off control (pin 19); notes 6 and 10	to 12; see Fig.7				
V ₁₉	external voltage		-	-	V _P – 1.4	V
I ₁₉	output current		-	_	-60	μA
	input current		150	_	_	μA
	additional input current	switch-on delay 1	-	0.5	_	mA
V _{24,22,20}	monitor pulse amplitude (under I ² C-bus control; subaddress 0AH)	switch-on delay 1; note 11	-	V _{pdl} - 1.0	_	V
V _{19(th)}	voltage threshold for picture tube cathode warming up	switch-on delay 1	-	4.5	_	V
V _{ref}	internally controlled voltage	during leakage measurement period	-	2.7	_	V
ΔV_{19}	difference between V _{MEAS} (cut-off measurement voltage) and V _{ref}		-	1.0	_	V

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Cut-off stor	rage (pins 25, 23 and 21)		_	-	-	-
I _{21,23,25}	charge and discharge currents	during cut-off measurement lines	-	0.3	-	mA
	input currents of storage inputs	outside measurement time	-	-	0.1	μA
Storage of	leakage information (pin 17)		-	-	1	-
I ₁₇	charge and discharge currents	during leakage measurement period	-	0.4	-	mA
	leakage current	outside measurement time	-	-	0.1	μA
V ₁₇	threshold voltage for reset to switch-on state		-	2.5	-	V
	I (under I ² C-bus control; subaddress (Itage and data byte 00H for minimum		naximum	voltage; d	ata byte 2	0H for
V ₂₆	output voltage	at 3FH	4.8	-	-	V
		at 20H	—	3.0	-	V
		at 00H	-	-	1.2	V
l _{int}	current of the internal current source at pin 26		500	-	-	μA
I ² C-bus rec	eiver clock SCL (pin 28)					1
f _{SCL}	input frequency range		0	-	100	kHz
V _{IL}	LOW-level input voltage		_	-	1.5	V
V _{IH}	HIGH-level input voltage		3.0	-	6.0	V
IIL	LOW-level input current		_	-	-10	μA
I _{IH}	HIGH-level input current		-	-	10	μA
tL	clock pulse LOW		4.7	-	_	μs
t _H	clock pulse HIGH		4.0	-	-	μs
t _r	rise time		-	-	1.0	μs
t _f	fall time		-	-	0.3	μs
I ² C-bus rec	eiver data input/output SDA (pin 27)					
V _{IL}	LOW-level input voltage		_	-	1.5	V
VIH	HIGH-level input voltage		3.0	-	6.0	V
I _{IL}	LOW-level input current		_	-	-10	μA
I _{IH}	HIGH-level input current		_	-	10	μA
I _{OL}	LOW-level output current		3.0	-	_	mA
t _r	rise time		_	-	1.0	μs
	1		1		0.0	
t _f	fall time		-	-	0.3	μs

TDA4687

Notes to the characteristics

- 1. The values of the -(B Y) and -(R Y) colour difference input signals are for a 75% colour-bar signal.
- 2. The pins are capacitively coupled to a low ohmic source, with a recommended maximum output impedance of 600 Ω.
- 3. The white potentiometers affect the amplitudes of the RGB output signals.
- 4. The RGB outputs at pins 24, 22 and 20 are emitter followers with current sources.
- Sandcastle pulses are compared with internal threshold voltages independent of V_P. The threshold voltages separate the components of the sandcastle pulse. The particular component is generated when the voltage on pin 14 exceeds the defined internal threshold voltage.

The internal threshold voltages (control bit SC5 = 0) are:

- 1.5 V for horizontal and vertical blanking pulses
- 3.5 V for horizontal pulses
- 6.5 V for the burst key pulse.

The internal threshold voltages (control bit SC5 = 1) are:

- 1.5 V for horizontal and vertical blanking pulses
- 3.5 V for the burst key pulse.
- 6. Vertical signal blanking is determined by the vertical component of the sandcastle pulse. The leakage and the RGB cut-off measurement lines are positioned in the first four complete lines after the end of the vertical component. In this case, the RGB output signals are blanked until the end of the last measurement line; see Fig.7a. If an extra vertical flyback pulse VFB is applied to pin 18, the four measurement lines start in the first complete line after the end of the VFB pulse; see Fig.7b. In this case, the output signals are blanked either until the end of the last measurement line or until the end of the vertical component of the sandcastle pulse, according to which occurs last.
- 7. If no VFB pulse is applied, pin 18 can be left open-circuit or connected to V_P. If pin 18 is always LOW neither automatic cut-off control nor output clamping can happen.
- 8. Average beam current limiting reduces the contrast, at minimum contrast it reduces the brightness.
- Peak drive limiting reduces the RGB outputs by reducing the contrast, at minimum contrast it reduces the brightness. The maximum RGB outputs are determined via the I²C-bus under subaddress 0AH. When an RGB output exceeds the maximum voltage, peak drive limiting is delayed by one horizontal line.
- During leakage current measurement, the RGB channels are blanked to ultra-black level. During cut-off
 measurement one channel is set to the measurement pulse level, the other channels are blanked to ultra-black.
 Since the brightness adjust shifts the colour signal relative to the black level, the brightness adjust is disabled during
 the vertical blanking interval (see Figs 6 and 7).
- 11. During picture cathode warming up (first switch-on delay) the RGB outputs (pins 24, 22 and 20) are blanked to the ultra-black level during line scan. During the vertical blanking interval a white-level monitor pulse is fed out on the RGB outputs and the cathode currents are measured. When the voltage threshold on pin 19 is greater than 4.5 V, the monitor pulse is switched off and cut-off control is activated (second switch-on delay). As soon as cut-off control stabilizes, RGB output blanking is removed.
- 12. Range of cut-off measurement level at the RGB outputs is 1 to 5 V. The recommended value is 3 V.
- 13. The hue control output at pin 26 is an emitter follower with current source.

TDA4687

Table 3 Demodulator axes and amplification factors

PARAMETER	NTSC	PAL
(B – Y)* demodulator axis	0°	0°
(R – Y)* demodulator axis	115°	90°
(R – Y)* amplification factor	1.97	1.14
(B – Y)* amplification factor	2.03	2.03

Table 4 PAL/SECAM and NTSC matrix; note 1

MATRIX	NMEN
PAL/SECAM	0
NTSC	1


Note


1. PAL/SECAM signals are matrixed by the equation: $V_{G-Y} = -0.51V_{R-Y} - 0.19V_{B-Y}$

NTSC signals are matrixed by the equations (hue phase shift of –5 degrees):


 $V_{R\,-\,Y^{\star}} = 1.57 V_{R\,-\,Y} - 0.41 V_{B\,-\,Y}; \ V_{G\,-\,Y^{\star}} = -0.43 V_{R\,-\,Y} - 0.11 V_{B\,-\,Y}; \ V_{B\,-\,Y^{\star}} = V_{B\,-\,Y}$


In the matrix equations: V_{R-Y} and V_{B-Y} are conventional PAL demodulation axes and amplitudes at the output of the NTSC demodulator. V_{G-Y^*} , V_{R-Y^*} and V_{B-Y^*} are the NTSC modified colour difference signals; this is equivalent to the demodulator axes and amplification factors shown in Table 3. $V_{G-Y^*} = -0.27V_{R-Y^*} - 0.22V_{B-Y^*}$.





INTERNAL PIN CONFIGURATION






PACKAGE OUTLINE

Philips Semiconductors

DIP28: plastic dual in-line package; 28 leads (600 mil)



Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE	OUTLINE REFERENCES		EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT117-1	051G05	MO-015AH				-92-11-17 95-01-14

SOT117-1