
INTEGRATED CIRCUITS



Preliminary specification File under Integrated Circuits, IC02 September 1993



HILIPS

## TDA4691

#### FEATURES

- Sync processor for horizontal (H) and vertical (V) sync pulses generated by internal 13.5 MHz oscillator
- Stable 'On Screen Display (OSD)', if no input signal is present with free running internal oscillator; automatic turn over to locked oscillator, if input signal is available
- External clock oscillator can be used
- Standard 50/60 Hz signals are identified automatically
- Additional outputs for 13.5 MHz, composite sync, 50//60 Hz identification, signal identification (mute), super-sandcastle 12 V
- TTL compatible outputs (H, V, composite sync and 13.5 MHz)
- 3 different time constants for the PHI1 PLL: fast, normal and slow (T<sub>1</sub>, T<sub>2</sub> and T<sub>3</sub>). Fast and normal time constant are set independent from each other
- Start of H-pulse definable by application
- Digital interference reduction for H and V signals
- Digital noise detector
- Time correction of non-standard H-pulses and equalizing pulses for optimum PLL control.

#### **GENERAL DESCRIPTION**

The TDA4691 is a bipolar integrated circuit for sync processing in 50/100 and 60/120 Hz TV sets, preferably in conjunction with the programmable deflection controller TDA9150. A line locked 13.5 MHz clock with several dividers and logic circuitry is available generating the horizontal and vertical sync outputs. The device can be assembled in a DIL20 or SO20 package.

#### QUICK REFERENCE DATA


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply						
V <sub>P2</sub>	supply voltage		4.5	5.0	5.5	V
I <sub>P2</sub>	supply current		-	-	30	mA
V <sub>P1</sub>	supply voltage		7.2	8.0	8.8	V
I <sub>P1</sub>	supply current		-	-	30	mA
P <sub>tot</sub>	total power dissipation		_	260	430	mW
Inputs	•	•	•			
V <sub>20</sub>	input voltage	$R_G = 1 \ k\Omega$	_	1	2	V
Outputs		•				
V <sub>4</sub>	signal identification	no signal; 1 mA	_	_	0.3	V
	voltage	signal	open collector	-	V <sub>P1</sub>	V
V <sub>7</sub>	50/60 Hz	50 Hz; 1 mA	_	-	0.3	V
	voltage	60 Hz	open collector	-	V <sub>P1</sub>	V
V <sub>10</sub>	vertical output voltage	HIGH; -1 to 0 mA	2.7	-	V <sub>P2</sub>	V
		LOW; 2 mA	-	-	0.8	V
V <sub>11</sub>	horizontal output voltage	HIGH; –1 to 0 mA	2.7	-	V <sub>P2</sub>	V
		LOW; 2 mA	_	-	0.8	V
V <sub>13</sub>	clock output voltage	HIGH; –1 to 0 mA	2.7	-	V <sub>P2</sub>	V
		LOW; 2 mA	_	-	0.8	V

#### **ORDERING INFORMATION**

EXTENDED		PACKAGE				
TYPE NUMBER	PINS	PIN POSITION	MATERIAL	CODE		
TDA4691	20	DIL	plastic	SOT146 <sup>(1)</sup>		
TDA4691T	20	SO	plastic	SOT163 <sup>(2)</sup>		

#### Note


- 1. SOT146-1; 1996 December 9.
- 2. SOT4163-1; 1996 December 9.



## TDA4691

#### PINNING

SYMBOL	PIN	DESCRIPTION
BL	1	black level storage of sync separator
INT1	2	integration for time constant switching
GND1	3	ground for 8 V supply
SI	4	signal identification output
INT2	5	integration for signal identification
SSC	6	sandcastle output
50/60 Hz	7	50/60 Hz output
GND2	8	ground for 5 V supply
CS	9	sync output
V <sub>out</sub>	10	V-output buffer
H <sub>out</sub>	11	H-output buffer
V <sub>P2</sub>	12	supply 5 V
CL <sub>out</sub>	13	clock-output buffer
SH	14	start of H-pulse
VCOF	15	current defining VCO frequency
Fi <sub>1</sub>	16	phase detector filtering
Fi <sub>2</sub>	17	phase detector filtering
V <sub>REF</sub>	18	reference voltage
V <sub>P1</sub>	19	supply 8 V
(C)VBS	20	input sync separator



#### FUNCTIONAL DESCRIPTION

(See block diagram Fig.1 and timing Figs 12 to 16)

#### Sync separator

Top-sync and blacklevel are stored and H and V sync pulses are sliced in the middle of both levels (50%).

#### Sync-output buffer

This circuit turns the current pulse from the sync separator into a TTL signal.

#### Sync processing

This circuit assures that phase comparison can operate correctly during V-pulses. Phase jumps initiated by alternating headpulses of VCR recorders are quickly recovered. The sync processing contains the functions H/2 suppression, sync extension and sync interruption. These three functions are only active if successive pulses have a minimum distance of  $1.6 \,\mu s$ .

The H/2 suppression operates with a gate  $-15 \ \mu s$  up to  $+14 \ \mu s$  around the PHI1-reference and is necessary for suppression of the equalizing pulses. For sync interruption this gate is closed earlier if the detected sync is longer than 4.8  $\mu s$ .

Only during V-pulses will the duration of the applied pulses be tested. If they are longer than 1.6  $\mu$ s they will be recognized as sync pulses and enlarged up to 4.6  $\mu$ s.

#### Phase detector (PHI1)

The phase detector has separate filters for the fast time constant  $T_1$  (pin 17) and normal time constant  $T_2$  (pins 17 and 16). The slow time constant  $T_3$ uses the normal time constant  $T_2$  with reduced control current. For reduction of H-pulse modulation the filter at pin 16 is switched off during sync time if normal time constant  $T_2$  is on. Thus no frequency shifting of the oscillator is possible during sync.

#### **Time-constant switching**

This block contains a switch and an impedance converter (buffer). The switch connects the filters at pin 16 and 17 in parallel (normal time constant  $T_2$  or slow time constant  $T_3$ ). The buffer transfers the control voltage at pin 17 to pin 16 (fast time constant  $T_1$ ). Which of the 2 functions is active is determined by the blocks noise detector, V-logic or signal identification.

#### VCO 13.5 MHz

The adjustment of the nominal frequency (13.5 MHz) is achieved at pin 15. The VCO control voltage is applied (from the phase detector) at pin 16.

The control range can be adjusted by the current at pin 18.

Pin 15 can be used to feed in an external frequency. Under these circumstances the internal VCO is switched off by application. The control voltage at pin 16 can be used to control the external VCO.

#### VCO-buffer

The VCO-buffer delivers a TTL compatible signal of 13.5 MHz to pin 13.

#### **ECL-prescaler**

This block consists of a :16 asynchronous prescaler.

#### H-divider

This is a divider by 54. It is split into a prescaler :2 and a divider by 27. Out of this block several signals are taken for generation of H-frequently pulses in the H-logic block. These signals must have good timing. This is achieved by special synchronization.

## TDA4691

#### H-logic

This block creates all pulses necessary for the SSC generator, the signal identification, the phase detector, the sync preparation and the V-divider.

#### V-divider

The V-divider consists of an asynchronous 10-bit divider and a decoder logic. The divider is clocked with twice the line frequency. The decoder circuit delivers the pulses necessary for the V-logic.

#### V-logic

In the V-logic the V-syncs from the sync separator are evaluated and noise reduced. Also certain operation states are switched ON and OFF. Additionally the reset pulse for the V-divider and the 50/60 Hz information is generated.

#### H-pulse former

The H-pulse starting point can be shifted in this stage, also the gate pulse of  $\sim$ 2.4  $\mu$ s is generated for use in the digital noise identification block.

#### H-pulse buffer

In this circuit the line signal will be pre-synchronized by output signal of the :16 divider and synchronized by the 13.5 MHz clock. The buffer delivers TTL output signals.

#### V-pulse buffer

The signal out of the V-divider is synchronized with 13.5 MHz clock and converted to a TTL output level.

#### Gap reference

This circuit operates with the gap-principle and is stable with regard to temperature and supply voltage changes.

#### 50/60 Hz output

This is an open-collector output, which is LOW if more than 287 lines/field are detected.

#### SSC generator

The SSC generator generates a 3 stage super-sandcastle pulse on an open-collector output, which is able to operate up to 12 volts. The blanking thresholds 2.5 V and 4.5 V are derived from the gap reference (point 16).

# Signal identification with Digital PLL (DPLL)

The analog signal identification with output signal at pin 4 is completed with a DPLL. This PLL is able to lock on the separated sync although the 13.5 MHz VCO is not locked on the input signal. The ratio of the lock condition to the unlock condition influences the voltage at pin 5. The detector circuit of the analog signal identification block evaluates the voltages at pins 2 and 5. If the voltage at pin 5 reaches 4 V (most of the time the PLL is locked) pin 4 will be HIGH. The voltages at pins 2 and 5 together with the state of the V-logic set the operation state of the TDA4691. The TDA4691 is able to accommodate to different input conditions automatically.

Some operation conditions can be set externally by influencing the voltages at pins 2 and 5:

- Time constant T<sub>1</sub> (fast) on: voltage at pin 2 is limited to 5 V (0 to 5 V).
- 2. Time constant  $T_3$  (slow) on: voltage at pin 5 is limited to 6.2 V (0 to 6.2 V).
- Time constant T<sub>3</sub> (slow) inoperative: voltage at pin 2 is limited between 4 V and 6.5 V.
- Time constant T<sub>3</sub> (slow) inoperative with input signal: voltage at pin 2 is limited to 6.5 V (0 to 6.5 V).
- 5. VCO frequency fixed to  $f_0$ : pin 2 is set to ground (V<sub>2</sub> < 1 V).

#### Noise detector

This block switches the time constant to 'slow' if on standard signal a certain noise level is reached. This noise level is measured in a small window inside the sync pulse.

#### TDA4691

#### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V <sub>P1</sub>	supply voltage	0	9.0	V
I <sub>P1</sub>	supply current	_	40	mA
V <sub>P2</sub>	supply voltage	0	5.7	V
I <sub>P2</sub>	supply current	_	50	mA
P <sub>tot</sub>	total power dissipation	_	650	mW
T <sub>stg</sub>	storage temperature	-25	+150	°C
T <sub>amb</sub>	operating ambient temperature	0	+70	°C
V <sub>ESD</sub>	ESD-protection on all pins; note 1	300	_	V
I <sub>I/O</sub>	currents on all pins except supply pins 3, 8, 12 and 19	-10	+10	mA
VI	voltage applied to pins 1, 2, 4, 5, 7, 14 and 20	0	V <sub>P1</sub>	V
VI	voltage applied to pins 9, 10, 11 and 13	0	V <sub>P2</sub>	V
V <sub>6</sub>	voltage applied to pin 6	0	13.2	V
V <sub>15</sub>	voltage applied to pin 15	0	5	V
V <sub>16</sub>	voltage applied to pin 16	0	5	V
V <sub>17</sub>	voltage applied to pin 17	0	5	V
V <sub>18</sub>	voltage applied to pin 18	0	5	V

#### Note to the limiting values

1. Equivalent to discharging a 200 pF capacitor through a 0  $\Omega$  series resistor.

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th j-a</sub>	from junction to ambient in free air	
	SOT146 (without heat spreader)	65 K/W
	SOT163	85 K/W

## TDA4691

#### CHARACTERISTICS


 $V_{P1} = 8 \text{ V}$ ;  $V_{P2} = 5 \text{ V}$ ; measured at  $T_{amb} = +25 \text{ °C}$ ; unless otherwise specified; application see Figs 10 and 11; video input signal referenced to CCIR standard.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply (pin	s 19 and 12; all voltages are measured with	h regard to ground (pins	3 and 8))			
V <sub>19</sub>	supply voltage		7.2	8.0	8.8	V
I <sub>P1</sub>	supply current		-	20	30	mA
V <sub>12</sub>	supply voltage	same rise time as $V_{19}$	4.5	5.0	5.5	V
I <sub>P2</sub>	supply current		_	15	30	mA
P <sub>tot</sub>	total power dissipation		_	260	430	mW
Sync separ	rator (pin 20)					
V <sub>20(p-p)</sub>	input voltage (peak-to-peak value)	AC coupled	-	1	2	V
V <sub>20(p-p)</sub>	sync amplitude (peak-to-peak value)		0.1	_	0.6	V
R <sub>G</sub>	source resistor of generator		_	_	1	kΩ
I <sub>20</sub>	current during sync		_	-30	-	μA
I <sub>20</sub>	current during remaining time		_	1	-	μA
Black level	(pin 1)					
SLH	slicing level H		_	50	_	%
SLV	slicing level V		_	50	_	%
Sync outpu	ut (pin 9)			1		
V <sub>9</sub>	no sync	I <sub>9</sub> = +1 mA	_	0.3	-	V
V <sub>9</sub>	positive sync	l <sub>9</sub> = −1 mA	2.7	_	V <sub>12</sub>	V
CL	load capacitance		_	-	40	pF
t <sub>1</sub>	time delay between pin 20 and pin 9	see Fig.3	100	200	500	ns
t <sub>2</sub>	time delay between pin 20 and pin 9	see Fig.3	100	300	500	ns
Phase dete	ctor (pins 16 and 17)	•		•	•	
f <sub>0</sub>	nominal sync frequency		_	15.625	_	kHz
f <sub>0</sub> '	f <sub>osc</sub> : 864 = phiref		_	15.625	_	kHz
I <sub>17</sub>	current at sync time (fast and normal time constant)		_	±240	-	μA
I <sub>17</sub>	current at sync time (slow time constant)		_	±80	-	μA
I <sub>16</sub>	current at sync time	time constant T <sub>1</sub>	_	±2	-	mA
V <sub>17</sub>	filter 2 voltage		1.5	3	4.5	V
V <sub>16</sub>	filter 1 voltage		1.5	3	4.5	V
$\Delta f_0 / \Delta V_{16}$	VCO sensitivity	see VCO	_	360	_	kHz/V
13.5 MHz V	<b>CO</b> (pin 15)					
R <sub>15</sub>	f <sub>0</sub> defining resistor	see Fig.4(a)	-	3.75	-	kΩ
V <sub>15</sub>	pin voltage (V <sub>19</sub> dependent)	see Fig.4(a)	2.9	3	3.1	V
I <sub>15</sub>	current for 13.5 MHz		-720	-800	-880	μA
<b>g</b> vco	transconductance at f <sub>0</sub>		15.2	-	18.6	kHz/μA


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$\Delta f_0 / \Delta V_{16}$	VCO sensitivity	4% control range; depending on current at pin 18	_	360	-	kHz/V
Input of ext	ternal oscillator (pin 15)					
V <sub>15</sub>	pin voltage AC	see Fig.4(b)	1	-	3	V
V <sub>15</sub>	pin voltage DC	dependent on V <sub>19</sub>	_	5	_	V
R <sub>int</sub>	internal resistance	see Fig.4(b)	_	7	_	kΩ
C <sub>int</sub>	internal capacitance	see Fig.4(b)	_	4	-	pF
13.5 MHz b	uffer (pin 13)		1		-	1
V <sub>13</sub>	clock HIGH level output voltage	$I_{13} = -1 \text{ mA};$ $V_{12} = 4.5 \text{ V}$	2.7	-	V <sub>12</sub>	V
V <sub>13</sub>	clock HIGH level output voltage	I <sub>13</sub> = 0 mA	2.7	-	V <sub>12</sub>	V
V <sub>13</sub>	clock LOW level output voltage	I <sub>13</sub> = 2 mA; V <sub>12</sub> = 5.5 V	0	-	0.8	V
t <sub>r</sub>	rise time	see Fig.5	_	20	_	ns
t <sub>f</sub>	fall time	see Fig.5	_	20	_	ns
D <sub>13</sub>	mark-to-space ratio	V <sub>13</sub> = 1.5 V	45/55	-	55/45	%
CL	load capacitance		_	-	40	pF
$\Delta T_{13}$	jitter on clock output (peak-to-peak value)	normal time constant $T_{2;}$ measured between lines 25 and 305	_	_	2	ns
H-output b	uffer (pin 11)					
V <sub>11</sub>	H HIGH level output voltage	I <sub>11</sub> = -1 mA; V <sub>12</sub> = 4.5 V	2.7	-	V <sub>12</sub>	V
V <sub>11</sub>	H HIGH level output voltage	$I_{11} = 0 \text{ mA}$	2.7	_	V <sub>12</sub>	V
V <sub>11</sub>	H LOW level output voltage	$I_{11} = 2 \text{ mA};$ $V_{12} = 5.5 \text{ V}$	0	-	0.8	V
t <sub>r</sub>	rise time	see Fig.6	_	25	_	ns
t <sub>f</sub>	fall time	see Fig.6	-	25	-	ns
t <sub>3</sub>	time relation pin 13 to 11	see Fig.6	-	25	55	ns
t <sub>4</sub>	time relation pin 13 to 11	see Fig.6	3	-	-	ns
t <sub>5</sub>	H-pulse width	see Fig.6	3.0	3.6	4.2	μs
CL	load capacitance	see Fig.6	_	_	40	pF
Start of H-p	pulse (pin 14)					
I <sub>14</sub>	current pin 14		_	_	±100	μA
t <sub>61</sub>	time delay pulse between pin 20 and 11	see Fig.6	-1.1	-1.3	-1.5	μs
t <sub>62</sub>	time delay pulse between pin 20 and 11	see Fig.6	-0.6	-0.8	-1.0	μs
t <sub>63</sub>	time delay pulse between pin 20 and 11	see Fig.6	3.8	4.0	4.2	μs
t <sub>64</sub>	time delay pulse between pin 20 and 11	see Fig.6	5.0	5.2	5.4	μs
V <sub>14</sub> (t <sub>61</sub> )	voltage pin 14 (proportional to V <sub>19</sub> )		0	_	1	V


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>14</sub> (t <sub>62</sub> )	voltage pin 14 (proportional to V <sub>19</sub> )		2	2.4	2.8	V
V <sub>14</sub> (t <sub>63</sub> )	voltage pin 14 (proportional to $V_{19}$ )		3.5	4	4.5	V
V <sub>14</sub> (t <sub>64</sub> )	voltage pin 14 (proportional to $V_{19}$ )		5	5.5	6	V
V-output bu	uffer (pin 10)			-	ł	1
V <sub>10</sub>	V HIGH level output voltage	$I_{10} = -1 \text{ mA};$ $V_{12} = 4.5 \text{ V}$	2.7	-	V <sub>12</sub>	V
V <sub>10</sub>	V HIGH level output voltage	I <sub>10</sub> = 0 mA	2.7	_	V <sub>12</sub>	V
V <sub>10</sub>	V LOW level output voltage	I <sub>10</sub> = 2 mA; V <sub>12</sub> = 5.5 V	0	_	0.8	V
t <sub>r</sub>	rise time	see Fig.6	_	25	-	ns
t <sub>f</sub>	fall time	see Fig.6	_	25	_	ns
t <sub>3</sub>	time relation pin 13 to 10	see Fig.6	_	25	55	ns
t <sub>4</sub>	time relation pin 13 to 10	see Fig.6	3	-	-	ns
t <sub>5</sub>	V-pulse width	see Fig.7	280	320	350	μs
t <sub>6</sub>	time delay between pin 20 and pin 10	see Fig.7	12	16	20	μs
CL	load capacitance	see Fig.7	_	_	40	pF
Reference	(pin 18)					
V <sub>REF</sub>	reference voltage		1.1	1.2	1.3	V
R <sub>18</sub>	control current defining resistor		8	_	30	kΩ
Δf	control range VCO		_	±4	-	%
I <sub>18/1</sub>	current pin 18 (±4%)		_	105	_	μA
Δf <sub>a</sub>	adjustable control range		±3	_	±5	%
I <sub>18/3</sub>	current pin 18 (±3%)		_	80	-	μA
I <sub>18/3</sub>	current pin 18 (±5%)		_	120	-	μA
50/60 Hz ou	utput (pin 7; open collector; see Fig.8)					
V <sub>7</sub>	output voltage pin 7; 50 Hz	I <sub>7</sub> = 1 mA	0	-	0.3	V
	$\geq$ 287.5 lines/field = LOW	I <sub>7</sub> = 2 mA	0	0.3	0.8	V
V <sub>7</sub>	output voltage pin 7; 60 Hz ≤ 287 lines/field = HIGH		2.7	_	V <sub>19</sub>	V
I <sub>7</sub>	output leakage current		-	_	50	μA
Sandcastle	e output (pin 6)					
V <sub>6</sub>	burstkey pulse	see Fig.9	9.5	10	12	V
V <sub>6</sub>	H-blanking pulse independent from V <sub>supply</sub>		4.3	4.5	4.7	V
V <sub>6</sub>	V-blanking pulse independent from V <sub>supply</sub>		2.3	2.5	2.7	V
V <sub>6</sub>	voltage pin 6 LOW		0	0.2	0.8	V
t <sub>w</sub>	pulse width burstkey; 50 Hz	at 6.5 V; see Fig.9	4.0	4.3	4.7	μs
t <sub>w</sub>	pulse width burstkey; 60 Hz	at 6.5 V; see Fig.9	3.3	3.8	4.1	μs
t <sub>2</sub>	time relation between pin 20 and burstkey	see Fig.9	2.2	2.5	2.8	μs

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t <sub>3</sub>	time relation between pin 20 and blanking	see Fig.9	3.5	4.0	4.5	μs
t <sub>4</sub>	H-blanking time	see Fig.9	_	11.8	-	μs
t <sub>5</sub>	start time H-pulse pin 20 to stop time burstkey pin 6; 50 Hz	H-sync = 4.7 μs; see Fig.9	8.0	9.0	9.7	μs
t <sub>5</sub>	start time H-pulse pin 20 to stop time burstkey pin 6; 60 Hz	see Fig.9	7.5	8.6	9.2	μs
t <sub>6</sub>	V-blanking pulse; 50 Hz		_	-2.5 to +22.5	-	lines
t <sub>6</sub>	V-blanking pulse; 60 Hz		_	-3.0 to +17	-	lines
Integration	(pin 5)	·				
V <sub>5</sub>	no TV signal	see Fig.16	0	_	2	V
	TV signal	see Fig.16	4	_	-	V
V <sub>5</sub>	slow time constant on		5	-	6.2	V
Signal ider	tification (pin 4; open collector via $R_4$ to	V <sub>19</sub> or V <sub>12</sub> )		1		
V <sub>4</sub>	voltage pin 4, if no signal is identified	I <sub>4</sub> = 1 mA	0	-	0.3	V
		I <sub>4</sub> = 5 mA	0	0.2	0.8	V
V <sub>4</sub>	voltage pin 4, if signal is identified		_	-	V <sub>19</sub>	V
I <sub>4</sub>	leakage current		_	-	50	μA
Integration	(pin 2; see Fig.15)		·	·		
V <sub>2</sub>	no signal at pin 20		_	1.5	-	V
V <sub>2</sub>	noise at input pin 20		_	3	-	V
V <sub>2</sub>	switching $T_3$ to $T_1$ (delay 7 fields)		_	2.5	-	V
V <sub>2</sub>	switching $T_3$ to $T_1$ (noise and signal at input pin 20)		-	2.5	-	V
V <sub>2</sub>	release V-divider		_	4	-	V
	hysteresis		_	-0.2	-	V
V <sub>2</sub>	release time constant normal (T <sub>2</sub> ) signal identification at pin 4		_	5	-	V
	hysteresis		_	-0.2	-	V
V <sub>2</sub>	release noise detector		_	6.5	-	V













## TDA4691


## Sync Processor with Clock (SPC)



























TDA4691

Sync Processor with Clock (SPC)






TDA4691

## Sync Processor with Clock (SPC)

#### PACKAGE OUTLINE

DIP20: plastic dual in-line package; 20 leads (300 mil)



1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFERENCES			EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT146-1			SC603			<del>-92-11-17-</del> 95-05-24

SOT146-1

#### SO20: plastic small outline package; 20 leads; body width 7.5 mm SOT163-1 Α D Х 🛛 у = v (M) A HE Ζ 20 11 Q $A_2$ (A<sub>2</sub> A<sub>1</sub> pin 1 index Lp Ť П Π 1 10 detail X --- e ---• († w (M) bp 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) z<sup>(1)</sup> Α D<sup>(1)</sup> E<sup>(1)</sup> UNIT $A_1$ A<sub>2</sub> A<sub>3</sub> bp С ${\sf H}_{\sf E}$ L Lp Q v w у θ е max. 0.30 2.45 0.49 0.32 13.0 7.6 10.65 1.1 1.1 0.9 2.65 mm 0.25 1.27 0.25 0.25 0.1 1.4 0.10 2.25 0.36 0.23 12.6 7.4 10.00 0.4 1.0 0.4 8<sup>0</sup> 0° 0.012 0.096 0.043 0.035 0.019 0.013 0.51 0.30 0.42 0.043 0.10 0.01 0.004 inches 0.01 0.050 0.055 0.01 0.009 0.004 0.089 0.014 0.49 0.29 0.39 0.016 0.039 0.016 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. REFERENCES OUTLINE EUROPEAN ISSUE DATE VERSION PROJECTION IEC JEDEC EIAJ 92-11-17 $\bigcirc$ SOT163-1 075E04 MS-013AC 95-01-24