INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC02 2000 Feb 09



TDA4821P

Autosize IC for colour monitors

FEATURES

- Measuring of six horizontal and four vertical timing parameters as follows:
 - Horizontal: sync width, sync period, video start, video end and horizontal flyback pulse start and end
 - Vertical: sync width, sync period, first line of video active and last line of video active.
- Detection of H-sync and V-sync polarity
- I²C-bus interface (maximum clock frequency 400 kHz) for read-out of data and write data of the internal clock multiplier using double byte (16-bit format)
- Flexible digital clock input with built-in and (via I²C-bus) adjustable clock multiplier; internal clock is 48 MHz (typical value)
- Horizontal measurements are expressed in number of clock pulses; precision is approximately 20 ns at 48 MHz and can be improved if external averaging methods are used
- Vertical measurements are expressed in number of lines
- Internal buffer keep I²C-bus registers stable between the V-sync pulses, allowing for asynchronous read-out.

GENERAL DESCRIPTION

The TDA4821P performs the 'autosize' feature for colour monitors. The IC measures the timing of active H/V video with respect to the H-sync and V-sync pulses and also with respect to the horizontal flyback pulse in order to allow the microcontroller to adjust the display settings automatically, in particular parameters HSIZE, VSIZE, HPOS and VPOS.



The advantages are:

- A more user friendly adjustment for any undefined video mode by simply pressing a button
- Factory alignment for a reduced number of modes
- Saving of EEPROM storage space for factory and user modes.

The activation of the autosizing function can be done on user command or automatically on any mode change. When autosizing is activated while the screen is only partly active or consists of sub-windows, the picture size will increase, but not more than the range limits of the monitor allow.

ORDERING INFORMATION

TYPE		PACKAGE	
NUMBER	NAME	DESCRIPTION	VERSION
TDA4821P	DIP20	plastic dual in-line package; 20 leads (300 mil)	SOT146-1

TDA4821P

QUICK REFERENCE DATA

Voltages measured with respect to pins $V_{\text{SS(I/O)}}$ and $V_{\text{SS(core)}}.$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DD(core)}	core supply voltage (pin 15)		3	3.3	3.6	V
V _{DD(I/O)}	I/O supply voltage (pin 6)		3	3.3	3.6	V
V _{DD(PLL)}	PLL supply voltage (pin 3)		3	3.3	3.6	V
V _{VIN1}	video channel 1 input voltage (pin 1)	AC-coupled with 10 nF	0	-	V _{DD} – 0.5	V
V _{VIN2}	video channel 2 input voltage (pin 2)	AC-coupled with 10 nF	0	-	V _{DD} – 0.5	V
V _{VIN3}	video channel 3 input voltage (pin 19)	AC-coupled with 10 nF	0	-	V _{DD} - 0.5	V
V _{clamp(ref)}	default clamping level for video channel inputs (pins 1, 2 and 19)	internal default value	360	400	440	mV
V _{slice}	slicing voltage for video comparators		450	500	550	mV
f _{clk(ext)}	external input clock frequency (pin 4)		4	-	16	MHz
f _{clk(int)}	internal clock frequency	$f_{clk(int)} = f_{clk(ext)} \times M_{clk}$	18	48	72	MHz
M _{clk}	clock multiplying factor	adjustable via I ² C-bus	1	-	8	_
t _{res(h)}	time resolution for horizontal measurements	without external averaging methods; f _{clk(int)} = 48 MHz	_	20	_	ns
f _{SCL}	I ² C-bus serial clock frequency		-	-	400	kHz

BLOCK DIAGRAM



TDA4821P

PINNING

SYMBOL	PIN	DESCRIPTION	
VIN1	1	video channel 1 input	
VIN2	2	video channel 2 input	
V _{DD(PLL)}	3	analog supply voltage of PLL	
CLK	4	clock input	
V _{SS(I/O)}	5	ground of input/output circuit	
V _{DD(I/O)}	6	supply voltage of input/output circuit	
HS	7	horizontal sync pulse input	
VS	8	vertical sync pulse input	
POR	9	Power-on reset input	
HFB	10	horizontal flyback pulse input	
TC	11	test control input	
SCL	12	I ² C-bus serial clock input	
SDA	13	I ² C-bus serial data input/output	
T2	14	test mode 2 input	
V _{DD(core)}	15	supply voltage of digital core and comparator	
V _{SS(core)}	16	ground of digital core	
CLP	17	video clamping pulse input	
T1	18	test mode 1 input	
VIN3	19	video channel 3 input	
LEV	20	video clamping level input	



FUNCTIONAL DESCRIPTION

The TDA4821P consists of an RGB video comparator input stage (see Fig.1), a clock PLL for multiplying the external clock and a digital core which includes the comparators for H-sync, V-sync and H-flyback pulses, the polarity detection, the horizontal and vertical time measurement blocks, the I²C-bus registers and interface and the Power-on reset circuitry.

RGB video input stage

Three video input comparators are provided, suitable for AC-coupling with capacitors of approximately 10 nF on each input. The input pins VIN1, VIN2 and VIN3 are suitable for the RGB video signals. The three input signals are internally applied to an OR-circuit, so the presence of one video signal is sufficient to activate the capture registers.

A positive pulse is needed on pin CLP for black level clamping. This clamping pulse must not coincide with a possible Sync-On-Green (SOG) because SOG will not be detected by this IC.

The black level of the video signal on pins VIN1, VIN2 and VIN3 is clamped internally to 400 mV (typical value). This clamping level is determined by an internal divider which is available on pin LEV and can be adjusted by an additional external resistor divider connected to pin LEV (see Fig.5). A small HF decoupling capacitor is needed on pin LEV.

The video slicing level for the detection of active video is 500 mV (typical value). This level is approximately 100 mV above the black level and is fixed by an additional internal resistor divider from the 3.3 V supply voltage; it cannot be modified. All signals which exceed this level are recognized as active video. The difference between the video slicing level and the clamping level is adjustable via pin LEV.

Example: changing the voltage on pin LEV from 400 to 200 mV increases the threshold voltage for the detection of active video from 100 to 300 mV.

Clock PLL

In order to measure the horizontal timing with sufficient precision, it is recommended to set the frequency of the internal reference clock to 48 MHz. This clock is generated by a multiplying PLL from the external clock signal applied to pin CLK. The ratio between the internal and external clock frequency (clock multiply factor is M_{clk}) is programmable from 1 to 8 (via the l²C-bus). For instance, for an external clock frequency of 8 MHz, a multiply factor $M_{clk} = 6$ is needed to achieve an internal reference clock of 48 MHz.

After power-on of the IC and with an inactive I²C-bus, the default value of factor M_{clk} is set to 2.

Sync and flyback pulse comparators and polarity detection

The horizontal and vertical sync pulse input circuits on pins HS and VS are able to handle both 5 or 3.3 V level H/V sync pulses. The H-sync and V-sync signals are internally preprocessed by edge detectors which deliver positive pulses at the rising and falling edges of the input signals and are followed by auto-polarity correction stages. The polarity status of both sync signals will be detected and corrected and is available as the I²C-bus status bits Hpol and Vpol. A positive polarity means that the duty cycle is smaller than 50% (bit Hpol = 0 or bit Vpol = 0) and for a negative polarity the duty cycle is larger than 50%.

The horizontal flyback pulse on pin HFB is internally preprocessed by an edge detector in the same way as for H-sync and V-sync pulses. The measurement of the position of the horizontal flyback pulse provides further information for the monitor microcontroller for a correct auto-adjustment of the picture within the scanned raster area.

Horizontal and vertical timing measurements

For each vertical period the IC performs six horizontal and four vertical measurements (see Figs 3 and 4).

The leading edge of the next vertical sync pulse is used to transfer the previous measurement results to the l²C-bus data read registers and to reset the internal counters for the next full timing measurement cycle. In this way the l²C-bus data registers will always contain stable sample-and-hold data (assuming that the sync signals are stable) and they can be read-out via the l²C-bus by an external microcontroller for automatic adaption of the display geometry.

Moreover, measuring the width of the sync pulses gives more advantages such as:

- A better mode discrimination
- In some cases the horizontal PLL of the deflection controllers operates on the leading edge of the sync pulse, in other cases in the middle of the sync pulse.

VERTICAL TIMING MEASUREMENTS

The parameters are measured with respect to the leading edge of the V-sync pulse (see Fig.3). At each leading edge of the V-sync pulse on pin VS a 12-bit counter is started. The four vertical timings (see Table 1) are counted as a number of H-sync pulses on pin HS and stored in buffer registers. The contents of these buffer registers are copied to the l^2 C-bus registers on every next V-sync pulse with the addition of LSBs (logic 0) for completing the full 2-byte data (see Table 4).

The maximum line count is 4095. With Enhanced Graphics Adapter (EGA) systems with approximately 400 lines at 31.45 kHz, the lower line count will be 9 bits long only but the resolution is still better than 0.25%. No provisions are included for recognizing interlaced sync signals with or without equal vertical periods.

TDA4821P

Table 1	Vertical timing measureme	ents
---------	---------------------------	------

TIMING	BITS	CONDITIONS
VsWidth	8	trailing edge of pulse on pin VS
VfstVid	12	first line with active video on pins VIN1, VIN2 or VIN3
VlstVid	12	last line with active video on pins VIN1, VIN2 or VIN3
Vperiod	12	next leading edge of pulse on pin VS



HORIZONTAL TIMING MEASUREMENTS

The parameters are measured with respect to the leading edge of the H-sync pulses (see Fig.4). At the leading edge of the H-sync pulse on pin HS a 12-bit clock counter is started (nominal internal clock frequency is 48 MHz). The six horizontal timings (see Table 2) are countered as a number of internal clock pulses and stored in buffer registers. The contents of these buffer registers are copied to the I²C-bus data registers on every next leading edge of the V-sync pulse with the addition of LSBs (logic 0) for completing the full 2-byte data.

The measurements of HsWidth, Hperiod, Hfbstrt and Hfbstop in line 64 prevent wrong data capturing caused by post-equalizing sync pulses.

The minimum horizontal frequency is 12 kHz and Hperiod displays the full 12 bits. At 125 kHz, the shorter Hperiod will display 9 bits only but the resolution is still better than 0.25%.

TDA4821P

 Table 2
 Horizontal timing measurements

TIMING	BITS	CONDITIONS	REMARKS
HsWidth	8	trailing edge of pulse on pin HS	in line 64 only
Hperiod	12	next leading edge of pulse on pin HS	in line 64 only
Hfbstrt	12	leading edge of pulse on pin HFB	in line 64 only
Hfbstop	12	trailing edge of pulse on pin HFB	in line 64 only
HfstVid	12	first active video on pins VIN1, VIN2 or VIN3	in any line since last leading edge of pulse on pin VS
HlstVid	12	last active video on pins VIN1, VIN2 or VIN3	in any line since last leading edge of pulse on pin VS



EXAMPLE OF A MEASUREMENT

On a 17-inch-screen the picture width is 320 mm. At a horizontal frequency of 70 kHz the active video is 11 μ s. Thus, with a measuring clock of 48 MHz, there are 528 clock pulses. The start and end of the video with respect to the leading edge of the H-sync pulse can both be measured with an accuracy of one clock pulse. On

screen one clock pulse corresponds to $\frac{320}{528} = 0.6$ mm.

An external microcontroller takes the measurements and after calculation the new settings will be downloaded to the deflection controller e.g. TDA4854, which has register steps corresponding to 0.4 mm on the screen. For this example, the positioning accuracy of the total auto-image concept will be in the range of: 0.6 + 0.4 = 1 mm.

Since the clock is asynchronous, repeated measurements may show jumping between two values. If the external microcontroller takes the average of a few measurements, the final accuracy will be improved and, as a result, the total accuracy (measurement accuracy and register step size) will be improved too.

OTHER SYNC PULSE CONDITIONS

The IC needs both the H-sync and V-sync pulses on pins HS and VS respectively, for correct operation of the capture registers.

The initial contents of the I²C-bus registers are random. At least two V-sync pulses (one full vertical period) together with the normal H-sync pulses are needed before the contents become valid. Without H-sync pulses (but with V-sync pulses) the register contents will be random. Without V-sync pulses (but with H-sync pulses) the register contents will be random too and the same will happen if both H-sync and V-sync pulses are missing, again the register contents will be random.

In the event of the application of a composite sync signal to pin HS, the contents of the vertical capture registers may differ slightly from the actual line count, depending on the number of missing or additional H-sync pulses and/or equalizing pulses during the vertical blanking time.

MISSING RGB VIDEO OR HORIZONTAL FLYBACK SIGNALS

If the RGB video signals or the horizontal flyback signal are below the threshold level these signals cannot be detected (missing signals). In that event the video and flyback registers will have the default values (see Table 3).

Table 3	Register values for missing RGB video or
	horizontal flyback signals

CONDITIONS	REGISTER	VALUE
No R, G or B video signal	VfstVid	maximum: MSB = FF and LSB = F0
	VlstVid	zero: MSB = 0 and LSB = 0
	HfstVid	maximum: MSB = FF and LSB = F0
	HlstVid	zero: MSB = 0 and LSB = 0
No horizontal flyback signal	Hfbstrt	maximum: MSB = FF and LSB = F0
	Hfbstop	maximum: MSB = FF and LSB = F0

I²C-bus interface and registers

The $l^2C\mbox{-}bus$ device address is 0111 010X, which means 74H for write and 75H for read.

The I²C-bus interface can handle standard I²C-bus features, including auto-increment in the read mode, so data byte by data byte can be read without sending a new subaddress each time. The interface can handle both 100 and 400 kHz I²C-bus standards. Pins SDA and SCL (5 V tolerable I/O) have digital filters, which remove all spikes smaller than 60 ns and the threshold levels on both pins are TTL compatible.

The contents of timing measurements, sync pulse polarity and the clock multiplication factor are stored in 22 registers of 8-bit length (see Table 4). All read registers are double buffered and written simultaneously on the leading edge of the V-sync pulse. That means that the data is stable for one complete field.

SUBADDRESS REGISTER			MSB							LSB	
HEX	NAME	FUNCTION	K/W	D7	D6	D5	D4	D3	D2	D1	D0
00	VsWidth (MSB)	V-sync width	R	b15	b14	b13	b12	b11	b10	b9	b8
01	VsWidth (LSB)	V-sync width	R	0	0	0	0	0	0	0	0
02	VfstVid (MSB)	start video after V-sync	R	b15	b14	b13	b12	b11	b10	b9	b8
03	VfstVid (LSB)	start video after V-sync	R	b7	b6	b5	b4	0	0	0	0
04	VIstVid (MSB)	stop video after V-sync	R	b15	b14	b13	b12	b11	b10	b9	b8
05	VIstVid (LSB)	stop video after V-sync	R	b7	b6	b5	b4	0	0	0	0
06	Vperiod (MSB)	V-sync cycle time	R	b15	b14	b13	b12	b11	b10	b9	b8
07	Vperiod (LSB)	V-sync cycle time	R	b7	b6	b5	b4	0	0	0	0
08	HsWidth (MSB)	H-sync width	R	b15	b14	b13	b12	b11	b10	b9	b8
09	HsWidth (LSB)	H-sync width	R	0	0	0	0	0	0	0	0
0A	HfstVid (MSB)	start video after H-sync	R	b15	b14	b13	b12	b11	b10	b9	b8
0B	HfstVid (LSB)	start video after H-sync	R	b7	b6	b5	b4	0	0	0	0
0C	HIstVid (MSB)	stop video after H-sync	R	b15	b14	b13	b12	b11	b10	b9	b8
0D	HIstVid (LSB)	stop video after V-sync	R	b7	b6	b5	b4	0	0	0	0
0E	Hperiod (MSB)	H-sync cycle time	R	b15	b14	b13	b12	b11	b10	b9	b8
0F	Hperiod (LSB)	H-sync cycle time	R	b7	b6	b5	b4	0	0	0	0
10	Hfbstrt (MSB)	start flyback after H-sync	R	b15	b14	b13	b12	b11	b10	b9	b8
11	Hfbstrt (LSB)	start flyback after H-sync	R	b7	b6	b5	b4	0	0	0	0
12	Hfbstop (MSB)	stop flyback after H-sync	R	b15	b14	b13	b12	b11	b10	b9	b8
13	Hfbstop (LSB)	stop flyback after H-sync	R	b7	b6	b5	b4	0	0	0	0
14	Sync polarities	sync polarities	R	0	0	0	0	0	0	Hpol	Vpol
20	Mclk	clock multiplier	W	0	0	0	0	0	b2	b1	b0

Table 4 I²C-bus registers and their contents

 Table 5
 Description of the clock multiplier

	REGISTER Mclk				
b2	b1	b0			
0	0	1	1		
0	1	0	2 (default after power-on)		
0	1	1	3		
1	0	0	4		
1	0	1	5		
1	1	0	6		
1	1	1	7		
0	0	0	8		

TDA4821P

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DD(core)}	core supply voltage		-0.5	+4	V
V _{DD(I/O)}	I/O supply voltage		-0.5	+4	V
V _{DD(PLL)}	PLL supply voltage		-0.5	+4	V
V _{i(n)}	input voltage:				
	on pins HS, VS, SCL and SDA		-0.5	+5.5	V
	on all other I/O pins		-0.5	V _{DD} + 0.5	V
I _{DD(core)}	core supply current		_	30	mA
I _{DD(I/O)}	I/O supply current	external load on	-	30	mA
		pin SDA			
I _{DD(PLL)}	PLL supply current		_	1	mA
I _{o(SDA)}	output current on pin SDA	external load	_	20	mA
P _{tot}	total power dissipation		_	200	mW
T _{stg}	storage temperature		-40	+125	°C
T _{amb}	ambient temperature		-20	+70	°C
Tj	junction temperature		-20	+125	°C
V _{es}	electrostatic handling voltage	note 1	-250	+250	V
		note 2	-4000	+4000	V

Notes

1. Machine model: equivalent to discharging a 200 pF capacitor through a 0 Ω series resistor ('0 Ω ' is actually 0.75 μ H + 10 Ω).

2. Human body model: equivalent to discharging a 100 pF capacitor through a 1500 Ω series resistor.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th(j-a)}	thermal resistance from junction to ambient	in free air	80	K/W

TDA4821P

CHARACTERISTICS

 V_{DD} = 3.3 V; T_{amb} = 25 °C; voltages measured with respect to ground (pins V_{SS}); unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies			1	-1	-1	1
V _{DD(core)}	core supply voltage (pin 15)		3	3.3	3.6	V
V _{DD(I/O)}	I/O supply voltage (pin 6)		3	3.3	3.6	V
V _{DD(PLL)}	PLL supply voltage (pin 3)		3	3.3	3.6	V
I _{DD(core)}	core supply current (pin 15)	f _{clk(int)} = 48 MHz	-	10	14	mA
		f _{clk(int)} = 24 MHz	-	6	8	mA
I _{DD(I/O)}	I/O supply current (pin 6)	no load on digital output pins	-	_	300	μA
I _{DD(PLL)}	PLL supply current (pin 3)		-	400	800	μΑ
P _{tot}	total power dissipation		_	-	100	mW
RGB input	stage					
V _{VIN1}	video channel 1 input voltage (pin 1)	AC-coupled with 10 nF	0	-	V _{DD} – 0.5	V
V _{VIN2}	video channel 2 input voltage (pin 2)	AC-coupled with 10 nF	0	-	V _{DD} - 0.5	V
V _{VIN3}	video channel 3 input voltage (pin 19)	AC-coupled with 10 nF	0	-	V _{DD} - 0.5	V
V _{CLP}	clamping active input voltage (pin 17)		0	-	V _{DD}	V
V _{clamp(ref)}	default clamping level for video channel inputs (pins 1, 2 and 19)	internal default value	360	400	440	mV
V _{clamp(video)}	clamping voltage range for video channel inputs (pins 1, 2 and 19)	externally adjustable range	100	400	440	mV
V _{slice}	slicing voltage for video comparators		450	500	550	mV
t _{d(video)}	video comparator delay time	$V_{VIN} = V_{slice} + 30 \text{ mV}$	-	10	25	ns
I _{clamp}	clamping current	V _{clamp} = 400 mV; clamp = HIGH	-	-	10	mA
I _{LI(video)}	video input leakage current	clamp = LOW	-	-	1	μΑ
V _{clamp}	clamping level voltage (pin 20)	internal default value	380	400	420	mV
V _{clamp(adj)}	adjustable clamping level voltage range (pin 20)	externally adjustable range	0	-	420	mV
C _{LEV(min)}	minimum capacitance at LEV (pin 20)		1	10	-	nF
V _{th(H)}	clamping active threshold voltage (pin 17)	rising edge (hysteresis input)	1.3	-	1.9	V
V _{th(L)}	clamping inactive threshold voltage (pin 17)	falling edge (hysteresis input)	0.9	-	1.35	V
t _{W(clamp)}	clamping pulse width (pin 17)	video inputs AC-coupled with 10 nF	300	-	-	ns

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Clock PLL	•					
f _{clk(ext)}	external input clock frequency (pin 4)		4	-	24	MHz
f _{clk(int)}	internal clock frequency	$f_{clk(int)} = f_{clk(ext)} \times M_{clk}$	18	48	72	MHz
M _{clk}	clock multiplication factor	adjustable via I ² C-bus	1	-	8	_
		default value after power-on; I ² C-bus not active	-	2	-	-
t _{res(h)}	time resolution for horizontal measurements	without external averaging methods:				
		f _{clk(int)} = 48 MHz	_	20	-	ns
		f _{clk(int)} = 72 MHz	_	14	-	ns
V _{i(CLK)}	input voltage on pin CLK (pin 4)		0	_	V _{DD}	V
Digital inpu	its and outputs					
INPUT PINS	HS, VS, POR AND HFB (PINS 7, 8, 9	9 and 10)				
V _{IL}	LOW-level input voltage		-	_	0.8	V
VIH	HIGH-level input voltage		2	-	-	V
I _{LI}	input leakage current		_	-	1	μA
V _{i(9,10)}	input voltage on pins 9 and 10		0	-	V _{DD}	V
V _{i(7,8)}	input voltage on pins 7 and 8		0	-	5.25	V
t _W	pulse width of input signals on pins 7, 8 and 10	f _{clk(int)} = 48 MHz	100	-	-	ns
I ² C-BUS INPI	JT/OUTPUT PINS SCL AND SDA (PIN	s 12 and 13)				
VIL	LOW-level input voltage		-	-	0.8	V
V _{IH}	HIGH-level input voltage		2	-	-	V
ILI	input leakage current		-	-	1	μA
V _{OL}	LOW-level output voltage	I _{o(13)} = 3 mA	-	-	0.4	V
V _{OH}	HIGH-level output voltage	$I_{o(13)} = -3 \text{ mA}$	2.4	-	-	V
V _{i(12,13)}	input voltage on pins 12 and 13	external pull-up resistor to 5 V supply	0	-	5.25	V
I _{o(13)}	output current on pin 13	external load	-	_	3	mA
f _{SCL}	I ² C-bus serial clock frequency		_	_	400	kHz

APPLICATION INFORMATION



TDA4821P

Autosize IC for colour monitors

PACKAGE OUTLINE

DIP20: plastic dual in-line package; 20 leads (300 mil)



OUTLINE VERSION	REFERENCES			EUROPEAN		
	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT146-1		MS-001	SC-603			-95-05-24 99-12-27

SOT146-1