
## INTEGRATED CIRCUITS



Preliminary specification Supersedes data of August 1993 File under Integrated Circuits, IC02 1995 Aug 31



## TDA4866

#### FEATURES

- · Fully integrated, few external components
- No additional components in combination with the deflection controller TDA4850/51/55
- Pre-amplifier with differential high CMRR current mode inputs
- Low offsets
- High linear sawtooth signal amplification
- High efficient DC-coupled vertical output bridge circuit
- Powerless vertical shift
- High deflection frequency up to 140 Hz

- Power supply and flyback supply voltage independent adjustable to optimize power consumption and flyback time
- Excellent transition behaviour during flyback
- Guard circuit for screen protection.

#### **GENERAL DESCRIPTION**

The TDA4866 is a power amplifier for use in 90 degree colour vertical deflection systems for frame frequencies of 50 to 140 Hz. The circuit provides a high CMRR current driven differential input. Due to the bridge configuration of the two output stages DC-coupling of the deflection coil is achieved. In conjunction with TDA4850/51/55 the ICs offer an extremely advanced system solution.

#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DC supply;	note 1	•	•	ł	ł	•
V <sub>P</sub>	supply voltage (pin 3)		8.2	-	25	V
V <sub>FB</sub>	flyback supply voltage (pin 7)	note 2	-	_	60	V
l <sub>q</sub>	quiescent current (pin 7)		-	7	10	mA
Vertical circ	uit					
I <sub>defl</sub>	deflection current (peak-to-peak value; pins 4 and 6)		0.6	_	2	A
l <sub>id</sub>	differential input current (peak-to-peak value)	note 3	_	±500	±600	μA
Flyback ger	nerator					
I <sub>FB</sub>	maximum current during flyback (peak-to-peak value; pin 7)		_	_	2	A
Guard circu	iit; note 1	•	•			•
V <sub>8</sub>	guard voltage	guard on	7.5	8.5	10	V
l <sub>8</sub>	guard current	guard on	5	-	_	mA


#### Notes

- 1. Voltages refer to pin 5 (GND).
- 2. Up to 60 V  $\ge$  V<sub>FB</sub>  $\ge$  40 V a decoupling capacitor C<sub>FB</sub> = 22  $\mu$ F (between pin 7 and pin 5) and a resistor R<sub>FB</sub> = 100  $\Omega$  (between pin 7 and V<sub>FB</sub>) are required (see Fig.4).
- 3. Differential input current  $I_{id} = I_1 I_2$ .

#### **ORDERING INFORMATION**

TYPE NUMBER		PACKAGE				
	NAME	DESCRIPTION	VERSION			
TDA4866	SIL9P	plastic single in-line power package; 9 leads	SOT131-2			

#### **BLOCK DIAGRAM**




#### PINNING

SYMBOL	PIN	DESCRIPTION	
INA	1	input A	
INB	2	input B	
V <sub>P</sub>	3	supply voltage	
OUTB	4	output B	
GND	5	ground; note 1	
OUTA	6	output A	
V <sub>FB</sub>	7	flyback supply voltage	
GUARD	8	guard output	
FEEDB	9	feedback input	

#### Note

1. The mounting base is connected to pin 5 (GND).



## FUNCTIONAL DESCRIPTION

The TDA4866 consists of a differential input stage, two output stages, a flyback generator, a protection circuit for the output stages and a guard circuit.

#### **Differential input stage**

The differential input stage has a high CMRR differential current mode input (pins 1 and 2) that results in a high electro-magnetic immunity and is especially suitable for driver units with differential (e.g. TDA4850/51/55) and single ended current signals. Driver units with voltage outputs are simply applicable as well (e.g. two additional resistors are required).

The differential input stage delivers the driver signals for the output stages.

### **Output stages**

The two output stages are current driven in opposite phase and operate in combination with the deflection coil in a full bridge configuration. Therefore the TDA4866 requires no external coupling capacitor (e.g. 2200  $\mu F$ ) and operates with one supply voltage  $V_P$  and a separate adjustable flyback supply voltage  $V_{FB}$  only. The deflection current through the coil (Idefl) is measured with the resistor  $R_m$  which produces a voltage drop (Urm) of:  $U_{rm} \approx R_m \times I_{defl}$ . At the feedback input (pin 9) a part of Idefl is fed back to the input stage. The feedback input has a current input characteristic which holds the differential voltage between pin 9 and the output pin 4 on zero. Therefore the feedback current (Ig) through  $R_{ref}$  is:

$$I_9 \approx \frac{R_m}{R_{ref}} \times I_{defl}$$

The input stage directly compares the driver currents into pins 1 and 2 with the feedback current  $I_9$ . Any difference of this comparison leads to a more or less driver current for the output stages. The relation between the deflection current and the differential input current ( $I_{id}$ ) is:

$$I_{id} = I_9 \approx \frac{R_m}{R_{ref}} \times I_{defl}$$

Due to the feedback loop gain ( $V_{U \ loop}$ ) and internal bondwire resistance ( $R_{bo}$ ) correction factors are required

to determine the accurate value of  $I_{defl}$ :

$$I_{defl} = I_{id} \times \frac{R_{ref}}{R_m + R_{bo}} \times \left(1 - \frac{1}{V_{U \ loop}}\right)$$
  
with  $R_{bo} \approx 70 \ m\Omega$  and

$$\left(1 - \frac{1}{V_{U \text{ loop}}}\right) \approx 0.98$$

for  $I_{defl} = 0.7 A$ .

The deflection current can be adjusted up to  $\pm 1$  A by varying R<sub>ref</sub> when R<sub>m</sub> is fixed to 1  $\Omega$ .

High bandwidth and excellent transition behaviour is achieved due to the transimpedance principle this circuit works with.

### **Flyback generator**

During flyback the flyback generator supplies the output stage A with the flyback voltage. This makes it possible to optimize power consumption (supply voltage  $V_P$ ) and flyback time (flyback voltage  $V_{FB}$ ). Due to the absence of a decoupling capacitor the flyback voltage is fully available.

#### Protection

The output stages are protected against:

- thermal overshoot
- short-circuit of the coil (pins 4 and 6).

#### **Guard circuit**

The internal guard circuit provides a blanking signal for the CRT. The guard signal is active HIGH:

- · at thermal overshoot
- when feedback loop is out of range
- during flyback.

The internal guard circuit will not be activated, if the input signals on pins 1 and 2 delivered from the driver circuit are out of range or at short-circuit of the coil (pins 4 and 6).

For this reason an external guard circuit can be applied to detect failures of the deflection (see Fig.6). This circuit will be activated when flyback pulses are missing, which is the indication of any abnormal operation.

### TDA4866

### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); voltages referenced to pin 5 (GND) unless otherwise specified.

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V <sub>P</sub>	supply voltage (pin 3)	0	30	V
V <sub>FB</sub>	flyback supply voltage (pin 7)	0	60	V
I <sub>FB</sub>	flyback supply current	0	±1.8	A
V <sub>1</sub> , V <sub>2</sub>	input voltage	0	V <sub>P</sub>	V
I <sub>1</sub> , I <sub>2</sub>	input current	0	±5	mA
V <sub>4</sub> , V <sub>6</sub>	output voltage	0	VP	V
I <sub>4</sub> , I <sub>6</sub>	output current (note 1)	0	±1.8	A
V <sub>9</sub>	feedback voltage	0	V <sub>P</sub>	V
lg	feedback current	0	±5	mA
V <sub>8</sub>	guard voltage (note 2)	0	V <sub>P</sub> + 0.4	V
l <sub>8</sub>	guard current	0	±5	mA
T <sub>stg</sub>	storage temperature	-20	+150	°C
T <sub>amb</sub>	operating ambient temperature	-20	+75	°C
Tj	junction temperature (note 3)	-20	+150	°C
V <sub>es</sub>	electrostatic handling for all pins (note 4)	-500	+500	V

#### Notes

- 1. Maximum output currents  $I_4$  and  $I_6$  are limited by current protection.
- 2. For  $V_P > 13$  V the guard voltage  $V_8$  is limited to 13 V.
- 3. Internally limited by thermal protection; switching point  $\ge$  150 °C.
- 4. Equivalent to discharging a 200 pF capacitor through a 0  $\Omega$  series resistor.

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER		UNIT
R <sub>th j-mb</sub>	thermal resistance from junction to mounting base	4	K/W

## TDA4866

### CHARACTERISTICS

 $V_P$  = 15 V;  $T_{amb}$  = 25 °C;  $V_{FB}$  = 40 V; voltages referenced to pin 5 (GND); parameters are measured in test circuit (see Fig.3) unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>P</sub>	supply voltage (pin 3)		8.2	-	25	V
V <sub>FB</sub>	flyback supply voltage (pin 7)	note 1	V <sub>P</sub> + 6	-	60	V
I <sub>FB</sub>	quiescent feedback current (pin 7)	no load; no signal	-	7	10	mA
Input stag	je	-	-!	-!	-!	-!
I <sub>id(p-p)</sub>	differential input current $(I_{id} = I_1 - I_2)$ (peak-to-peak value)		-	±500	±600	μA
I <sub>1, 2(p-p)</sub>	single ended input current (peak-to-peak value)	note 2	0	±300	±600	μΑ
CMRR	common mode rejection ratio	note 3	-	-54	-	dB
V <sub>1</sub>	input clamp voltage	I <sub>1</sub> = 300 μA	2.7	3.0	3.3	V
V <sub>2</sub>	input clamp voltage	I <sub>2</sub> = 300 μA	2.7	3.0	3.3	V
TC <sub>i,1</sub>	input clamp signal TC on pin 1		0	-	±800	μV/K
TC <sub>i,2</sub>	input clamp signal TC on pin 2		0	-	±800	μV/K
$V_{1} - V_{2}$	differential input voltage	$I_{id} = 0$	0	-	±10	mV
l <sub>9</sub>	feedback current		-	±500	±600	μA
V <sub>9</sub>	feedback voltage		1	-	V <sub>P</sub> – 1	V
id(offset)	differential input offset current $(I_{id(offset)} = I_1 - I_2)$	$I_{defl} = 0; R_{ref} = 1.5 \text{ k}\Omega;$ $R_m = 1 \Omega$	0	-	±30	μA
TC <sub>offset</sub>	TC differential input offset shift		0	-	±50	nA/K
C <sub>i INA</sub>	input capacity pin 1 referenced to GND		-	_	5	pF
C <sub>i INB</sub>	input capacity pin 2 referenced to GND		-	-	5	pF
Output sta	ages A and B					
I <sub>4</sub>	output current		_	_	±1	A
I <sub>6</sub>	output current		_	_	±1	A
V <sub>6</sub>	output A saturation voltage to GND	I <sub>6</sub> = 0.7 A	_	1.3	1.5	V
		I <sub>6</sub> = 1.0 A	_	1.6	1.8	V
V <sub>6,3</sub>	output A saturation voltage to V <sub>P</sub>	I <sub>6</sub> = 0.7 A	_	2.3	2.9	V
- , -		I <sub>6</sub> = 1.0 A	_	2.7	3.3	V
V <sub>4</sub>	output B saturation voltage to GND	I <sub>4</sub> = 0.7 A	_	1.3	1.5	V
		I <sub>4</sub> = 1.0 A	-	1.6	1.8	V
V <sub>4,3</sub>	output B saturation voltage to V <sub>P</sub>	I <sub>4</sub> = 0.7 A	-	1.0	1.6	V
		I <sub>4</sub> = 1.0 A	-	1.3	1.9	V
LE	linearity error	$I_{defl} = \pm 0.7 \text{ A}; \text{ note } 4$	_	_	2	%
V <sub>4</sub>	DC output voltage	I <sub>id</sub> = 0 A; closed loop	6.6	7.2	7.8	V
V <sub>6</sub>	DC output voltage	I <sub>id</sub> = 0 A; closed loop	6.6	7.2	7.8	V
G <sub>oi</sub>	open loop current gain (I <sub>4, 6</sub> /I <sub>id</sub> )	I <sub>4, 6</sub> < 100 mA; note 5	_	100	_	dB
G <sub>ofb</sub>	open loop current gain $(I_{4, 6}/I_{9})$	I <sub>4, 6</sub> < 100 mA; note 5	_	100	_	dB
G <sub>ifb</sub>	current ratio (I <sub>id</sub> /I <sub>9</sub> )	closed loop	_	-0.2	_	dB

## TDA4866

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I <sub>defl(ripple)</sub>	output ripple current as a function of supply ripple	$V_{P(ripple)} = \pm 0.5 V;$ $I_{id} = 0$ ; closed loop	-	±1	-	mA
Flyback g	enerator	·			·	
V <sub>7,6</sub>	voltage drop during flyback					
	reverse	I <sub>defl</sub> = 0.7 A	_	-2.0	-3.0	V
		I <sub>defl</sub> = 1.0 A	_	-2.3	-3.5	V
	forward	$I_{defl} = 0.7 A$	_	+5.6	+6.1	V
		I <sub>defl</sub> = 1.0 A	_	+5.9	+6.5	V
V <sub>6</sub>	switching on threshold voltage		V <sub>P</sub> – 1	-	V <sub>P</sub> + 1.5	V
V <sub>6</sub>	switching off threshold voltage		V <sub>P</sub> – 1.5	_	V <sub>P</sub> + 1	V
l <sub>7</sub>	flyback current during flyback		-	-	±1	A
Guard circ	cuit				. <u>.</u>	
V <sub>8</sub>	output voltage	guard on	7.5	8.5	10	V
V <sub>8</sub>	output voltage	guard on; $V_P = 8.2 V$	6.9	_	V <sub>P</sub> - 0.4	V
I <sub>8</sub>	output current	guard on	5	_	_	mA
V <sub>8</sub>	output voltage	guard off	_	_	0.4	V
I <sub>8</sub>	output current	guard off; V <sub>8</sub> = 5 V	0.5	1	1.5	mA
V <sub>8(ext.)</sub>	allowable external voltage on pin 8		0	-	13	V
		$V_P \le 13 \text{ V}$	0	_	V <sub>P</sub> + 0.3	V

#### Notes to the characteristics


- 1. Up to 60 V  $\ge$  V<sub>FB</sub>  $\ge$  40 V a decoupling capacitor C<sub>FB</sub> = 22  $\mu$ F (between pins 7 and 5) and a resistor R<sub>FB</sub> = 100  $\Omega$  (between pin 7 and V<sub>FB</sub>) are required (see Fig.4).
- 2. Saturation voltages of output stages A and B can be increased in the event of negative input currents  $I_{1, 2} < -500 \mu$ A.


3. 
$$D_i = \frac{I_{deflc}}{I_{idc}} \times \frac{I_{id}}{I_{defl}}$$
 with  $I_{deflc}$  = common mode deflection current and  $I_{idc}$  = common mode input current.

- 4. Deviation of the output slope at a constant input slope.
- 5. Frequency behaviour of G<sub>oi</sub> and G<sub>ofb</sub>:
  - a) -3 dB open-loop bandwidth (-45°) at 15 kHz; second pole (-135°) at 1.3 MHz.
  - b) open-loop gain at second pole  $(-135^{\circ})$  55 dB.

## TDA4866

### **TEST AND APPLICATION INFORMATION**





### Example

SYMBOL	VALUE	UNIT			
Values given from application					
I <sub>defl(max)</sub>	0.71	А			
L <sub>deflcoil</sub>	5.2	mH			
R <sub>deflcoil</sub>	5.4 [= 4.2 + 7% + ∆R(ϑ)]	Ω			
R <sub>m</sub>	1 (+1%)	Ω			
R <sub>p</sub>	390	Ω			
R <sub>ref</sub>	1.6	kΩ			
V <sub>FB</sub>	35	V			
T <sub>amb</sub>	+50	°C			
T <sub>deflcoil</sub>	+75	°C			
R <sub>th j-mb</sub>	4	K/W			
$R_{th  mb - amb}^{(1)}$	8	K/W			
Calculated v	values				
V <sub>P</sub>	8.6	V			
t <sub>flb</sub>	270	μs			
P <sub>tot</sub>	3.65	W			
P <sub>defl</sub>	0.9	W			
P <sub>IC</sub>	2.75	W			
R <sub>th tot</sub>	12	K/W			
T <sub>j(max)</sub> <sup>(2)</sup>	+83	°C			

### Calculation formula for supply voltage and power consumption

$$\begin{split} &V_{b1} = V_{6,\,3} + R_{deflcoil} \times I_{deflmax} - U'_L + R_m \times I_{defl(max)} + V_4 \\ &V_{b2} = V_6 + R_{deflcoil} \times I_{deflmax} + U'_L + R_m \times I_{defl(max)} + V_{4,\,3} \\ &for \ V_{b1} > V_{b2} : V_P = V_{b1} \\ &for \ V_{b2} > V_{b1} : V_P = V_{b2} \\ &with: \end{split}$$

 $U'_{L} = L_{deflcoil} \times 2I_{defl(max)} \times f_{v}$ 

 $f_v$  = vertical deflection frequency.

$$\begin{split} \mathsf{P}_{tot} \; = \; \mathsf{V}_\mathsf{P} \times \frac{\mathsf{I}_{defl(max)}}{2} + \mathsf{V}_\mathsf{P} \times 0.03 \; \mathsf{A} + 0.1 \; \mathsf{W} + \mathsf{V}_\mathsf{FB} \times \mathsf{I}_\mathsf{FB} \\ \mathsf{P}_{defl} \; = \; \frac{1}{3} \left( \mathsf{R}_{deflcoil} + \mathsf{R}_\mathsf{m} \right) \times \mathsf{I}_{defl(max)}^2 \end{split}$$

$$P_{IC} = P_{tot} - P_{defl}$$

 $P_{IC}$  = power dissipation of the IC

 $P_{defl}$  = power dissipation of the deflection coil

P<sub>tot</sub> = total power dissipation.

Calculation formula for flyback time (t<sub>flb</sub>)


$$t_{flb} = \frac{L_{deflcoil}}{R_{deflcoil} + R_m} \times In \left( \frac{1 + \frac{(R_{deflcoil} + R_m) \times I_{defl(max)}}{V_{FB} + V_{7r} - V_{6r}}}{1 - \frac{(R_{deflcoil} + R_m) \times I_{defl(max)}}{V_{FB} - (V_{7f} - V_{6f})}} \right) + t_{flboff}$$


with:

 $t_{flb(off)}$  = flyback switch off time = 50  $\mu s$  for this application ( $t_{flb(off)}$  depends on V<sub>FB</sub>,  $I_{defl(max)}$ ,  $L_{deflcoil}$  and  $C_{SP}$ ).


### Notes

- A layer of silicon grease between the mounting base and the heatsink optimizes thermal resistance.
- 2.  $T_{j(max)} = P_{IC} \times (R_{th j-mb} + R_{th mb-amb}) + T_{amb}$






### INTERNAL PIN CONFIGURATION



#### PACKAGE OUTLINE

#### SIL9P: plastic single in-line power package; 9 leads



#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFERENCES				
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT131-2						<del>-92-11-17</del> 95-03-11

TDA4866

SOT131-2

## TDA4866

#### SOLDERING

#### Plastic single in-line packages

BY DIP OR WAVE

The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 s. The total contact time of successive solder waves must not exceed 5 s.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### REPAIRING SOLDERED JOINTS

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below  $300 \,^{\circ}$ C, it must not be in contact for more than 10 s; if between 300 and 400  $^{\circ}$ C, for not more than 5 s.

Data sheet status					
This data sheet contains target or goal specifications for product development.					
This data sheet contains preliminary data; supplementary data may be published later.					
This data sheet contains final product specifications.					

#### Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### Application information

Where application information is given, it is advisory and does not form part of the specification.

### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.