
## **INTEGRATED CIRCUITS**

## DATA SHEET



**BITSTREAM CONVERSION** 

## **TDA1305T**

Stereo 1fs data input up-sampling filter with bitstream continuous dual DAC (BCC-DAC2)

Preliminary specification Supersedes data of September 1994 File under Integrated Circuits, IC01





**TDA1305T** 

#### **FEATURES**

- Easy application
- 16f<sub>s</sub> Finite-duration Impulse-Response (FIR) filter incorporated
- Selectable system clock (f<sub>sys</sub>) 256f<sub>s</sub> or 384f<sub>s</sub>
- I<sup>2</sup>S-bus serial input format (at f<sub>sys</sub> = 256f<sub>s</sub>) or LSB fixed 16, 18 or 20 bits serial input mode (at f<sub>sys</sub> = 384f<sub>s</sub>)
- Slave-mode clock system
- Cascaded 4-stage digital filter incorporating 2-stage FIR filter, linear interpolator and sample-and-hold
- Smoothed transitions before and after muting (soft mute)
- Digital de-emphasis filter for three sampling rates of 32 kHz, 44.1 kHz and 48 kHz
- 12 dB attenuation via the attenuation input control
- · Double speed mode
- 2nd order noise shaper
- 96 (f<sub>sys</sub> = 384f<sub>s</sub>) or 128 (f<sub>sys</sub> = 256f<sub>s</sub>) times oversampling in normal speed mode
- 48 (f<sub>sys</sub> = 384f<sub>s</sub>) or 64 (f<sub>sys</sub> = 256f<sub>s</sub>) times oversampling in double speed mode
- · Bitstream continuous calibration concept
- Small outline SO28 package
- Voltage output 1.5 V (RMS) at line drive level
- · Low total harmonic distortion
- · No zero crossing distortion
- Inherently monotonic
- · No analog post filtering required
- Superior signal-to-noise ratio
- Wide dynamic range (18-bit)
- Single rail supply (3.4 to 5.5 V).

#### **GENERAL DESCRIPTION**

The TDA1305T is a new generation of filter-DAC which features a unique combination of bitstream and continuous calibration techniques. The converter functions as a



BITSTREAM CONVERSION

bitstream converter for low signals while large signals are generated using the dynamic continuous calibration technique, thus resulting in low power consumption, small chip size and easy application.

The TDA1305T is a dual CMOS DAC with up-sampling filter and noise shaper. The combination of high oversampling up to 16f<sub>s</sub>, 2nd order noise shaping and continuous calibration conversion ensures that only simple 1st order analog post filtering is required.

The TDA1305T supports the I $^2$ S-bus data input mode with word lengths of up to 20 bits (at  $f_{sys} = 256f_s$ ) and the LSB fixed serial data input format with word lengths of 16, 18 and 20 bits (at  $f_{sys} = 384f_s$ ). Four cascaded FIR filters increase the oversampling rate to 16 times. A sample-and-hold function increases the oversampling rate to 96 times ( $f_{sys} = 384f_s$ ) or 128 times ( $f_{sys} = 256f_s$ ). A 2nd order noise shaper converts this oversampled data to a bitstream for the 5-bit DACs.

The DACs are of the continuous calibration type and incorporate a special date coding. This ensures an extremely high signal-to-noise ratio, superior dynamic range and immunity to process variation and component ageing.

Two on-board operational amplifiers convert the digital-to-analog current to an output voltage. Externally connected capacitors perform the required 1st order filtering so that no further post filtering is required.

The unique combination of bitstream and continuous calibration techniques, together with a high degree of analog and digital integration, results in a single filter-DAC with 18-bit dynamic range, high linearity and simple low cost application.

## ORDERING INFORMATION

TYPE NUMBER		PACKAGE				
TTPE NOWIDER	NAME	DESCRIPTION	VERSION			
TDA1305T	SO28	plastic small outline package; 28 leads; body width 7.5 mm	SOT136-1			

# Stereo 1fs data input up-sampling filter with bitstream continuous dual DAC (BCC-DAC2)

**TDA1305T** 

## **QUICK REFERENCE DATA**


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{DDD}$	digital supply voltage	note 1	3.4	5.0	5.5	V
$V_{DDA}$	analog supply voltage	note 1	3.4	5.0	5.5	V
$V_{DDO}$	operational amplifier supply voltage	note 1	3.4	5.0	5.5	V
I <sub>DDD</sub>	digital supply current	V <sub>DDD</sub> = 5 V; at code 00000H	_	30	_	mA
I <sub>DDA</sub>	analog supply current	V <sub>DDA</sub> = 5 V; at code 00000H	_	5.5	8	mA
I <sub>DDO</sub>	operating amplifier supply current	V <sub>DDO</sub> = 5 V; at code 00000H	_	6.5	9	mA
V <sub>FS(rms)</sub>	full-scale output voltage (RMS value)	$V_{DDD} = V_{DDA} = V_{DDO} = 5 \text{ V}$	1.425	1.5	1.575	V
(THD + N)/S	total harmonic distortion plus noise-to-signal ratio	at 0 dB signal level	_	-90	-81	dB
			_	0.003	0.009	%
		at –60 dB signal level	-	-44	-40	dB
			_	0.63	0.1	%
		at –60 dB signal level; A-weighted	-	-46	_	dB
			_	0.5	_	%
S/N	signal-to-noise ratio at bipolar zero	A-weighting; at code 00000H	100	108	_	dB
BR <sub>ns</sub>	input bit rate at data input	f <sub>s</sub> = 48 kHz; normal speed	_	_	3.072	Mbits
BR <sub>ds</sub>	input bit rate at data input	f <sub>s</sub> = 48 kHz; double speed	_	_	6.144	Mbits
f <sub>sys</sub>	system clock frequency		6.4	_	18.432	MHz
TC <sub>FS</sub>	full scale temperature coefficient at analog outputs (VOL and VOR)		_	±100 × 10 <sup>-6</sup>	_	
T <sub>amb</sub>	operating ambient temperature		-30	_	+85	°C

## Note

1. All  $V_{\text{DD}}$  and  $V_{\text{SS}}$  pins must be connected to the same supply.

**TDA1305T** 


### **BLOCK DIAGRAM**



**TDA1305T** 

### **PINNING**

SYMBOL	PIN	DESCRIPTION
$V_{DDA}$	1	analog supply voltage
V <sub>SSA</sub>	2	analog ground
TEST1	3	test input; pin should be connected to ground (internal pull-down resistor)
BCK	4	bit clock input
WS	5	word select input
DATA	6	data input
CLKS1	7	clock selection 1 input
CLKS2	8	clock selection 2 input
$V_{SSD}$	9	digital ground
$V_{DDD}$	10	digital supply voltage
TEST2	11	test input; pin should be connected to ground (internal pull-down resistor)
SYSCLKI	12	system clock input
n.c.	13	not connected (this pin should be left open-circuit)
n.c.	14	not connected (this pin should be left open-circuit)
$V_{SSD}$	15	digital ground
SYSCLKO	16	system clock output
DEEM1	17	de-emphasis on/off; f <sub>DEEM</sub> 32 kHz, 44 kHz and 48 kHz
DEEM2	18	de-emphasis on/off; f <sub>DEEM</sub> 32 kHz, 44 kHz and 48 kHz
MUSB	19	mute input (active LOW)
DSMB	20	double-speed mode input (active LOW)
ATSB	21	12 dB attenuation input (active LOW)
VOL	22	left channel output
FILTCL	23	capacitor for left channel 1st order filter function should be connected between pins 22 and 23
FILTCR	24	capacitor for right channel 1st order filter function should be connected between pins 25 and 24
VOR	25	right channel output
V <sub>ref</sub>	26	internal reference voltage for output channels (0.5V <sub>DD</sub> )
V <sub>SSO</sub>	27	operational amplifier ground
$V_{DDO}$	28	operational amplifier supply voltage



## Stereo 1fs data input up-sampling filter with bitstream continuous dual DAC (BCC-DAC2)

**TDA1305T** 

#### **FUNCTIONAL DESCRIPTION**

The TDA1305T CMOS digital-to-analog bitstream converter incorporates an up-sampling filter and noise shaper which increase the oversampling rate of  $1f_s$  input data to  $96f_s$  ( $f_{sys} = 192f_s$ ) or  $128f_s$  ( $f_{sys} = 256f_s$ ) in the normal speed mode. In the double speed mode the oversample rate of  $1f_s$  input data is increased to  $48f_s$  ( $f_{sys} = 384f_s$ ) or  $64f_s$  ( $f_{sys} = 256f_s$ ). This oversampling, together with the 5-bit DAC, enables the filtering required for waveform smoothing and out-of-band noise reduction to be achieved by simple 1st order analog post filtering.

## System clock and data input format

The TDA1305T accommodates slave mode only, this means that in all applications the system devices must

provide a system clock of 256 or  $384f_s$  ( $f_s$  = 32, 44.1 or 48 kHz). The system frequency is selectable by means of pin CLKS1 and pin CLKS2. The SYSCLKO output (pin 16) provides the system clock for external use.

The TDA1305T supports the following data input modes:

- I<sup>2</sup>S-bus with data word lengths of up to 20 bits (at f<sub>sys</sub> = 256f<sub>s</sub>).
- LSB fixed serial format with data word lengths of 16, 18 and 20 bits (at f<sub>sys</sub> = 384f<sub>s</sub>). As this format idles on the MSB it is necessary to know how many bits are being transmitted.

The input format is shown in Fig.3. Left and right data-channel words are time-multiplexed.


**Table 1** Data input format and system clock.

TEST1	CLKS1	CLKS2	DATA INPUT FORMAT	SYSTEM CLOCK	DATA CLOCK <sup>(1)</sup>	SYSCLKO
0	0	0	I <sup>2</sup> S up to 20 bits	256f <sub>s</sub>	>20	256f <sub>s</sub>
0	0	1	LSB fixed 16 bits	384f <sub>s</sub>	24	384f <sub>s</sub>
0	1	0	LSB fixed 18 bits	384f <sub>s</sub>	24	384f <sub>s</sub>
0	1	1	LSB fixed 20 bits	384f <sub>s</sub>	24	384f <sub>s</sub>
1	0	0	reserved	_	_	_
1	0	1	LSB fixed 16 bits	384f <sub>s</sub>	32	384f <sub>s</sub>
1	1	0	LSB fixed 18 bits	384f <sub>s</sub>	32	384f <sub>s</sub>
1	1	1	LSB fixed 20 bits	384f <sub>s</sub>	32	384f <sub>s</sub>

#### Note

1. Number of clock pulses within half an audio sample.

TDA1305T



## Stereo 1fs data input up-sampling filter with bitstream continuous dual DAC (BCC-DAC2)

**TDA1305T** 

#### Mute

Soft mute is controlled by the  $\overline{\text{MUSB}}$  at pin 9. When the input is active LOW the value of the samples is decreased smoothly to zero following a cosine curve. To step down the value of the data 32 coefficients are used, each one being used 31 times before stepping onto the next. When MUTE is released (pin 19 = HIGH), the samples are returned to the full level again following a cosine curve with the same coefficients being used in the reverse order. Mute is synchronized to prevent operation in the middle of a word.

### De-emphasis

A digital de-emphasis is implemented for three sample rates (32, 44.1 and 48 kHz). By selecting DEEM1 and DEEM2 de-emphasis can be applied by means of a FIR filter. Time constants of the de-emphasis are 50  $\mu$ s and 15  $\mu$ s. De-emphasis is synchronized to prevent operation in the middle of a word. The de-emphasis deviation from ideal 50  $\mu$ s and 15  $\mu$ s de-emphasis is given in Table 4.

Table 2 De-emphasis.

DEEM1	DEEM2	CONDITION
0	0	de-emphasis disabled
0	1	de-emphasis for f <sub>s</sub> = 32 kHz
1	0	de-emphasis for f <sub>s</sub> = 4.1 kHz
1	1	de-emphasis for f <sub>s</sub> = 48 kHz

#### **Attenuation**

Attenuation is controlled by the  $\overline{ATSB}$  input (pin 21). When the input is active LOW the sample is multiplied by a coefficient that provides 12 dB attenuation. If the input is HIGH the multiplication factor is 1. Attenuation is synchronized to prevent operation in the middle of a word.

### Double-speed mode

Double speed is controlled by the DSMB input (pin 20). When the input is active LOW the device operates in the double-speed mode.

## Oversampling filter (normal-speed mode)

In the normal-speed mode the oversampling filter consists of:

- A 91st order half-band low-pass FIR filter which increases the oversampling rate from 1 time to 2 times.
- A 23rd order quarter band low-pass FIR filter which increases the oversampling rate from 2 times to 8 times.
- A linear interpolation section which increases the oversampling rate to 16 times. This removes the spectral components around 8f<sub>s</sub>.
- A sample-and-hold section which provides another 6 times oversampling to 96 times. The zero-order hold characteristic of this sample-and-hold section plus the 1st order analog filtering remove the spectral components around 16f<sub>s</sub>.

Pass-band ripple and stop-band attenuation for normal-speed are given in Table 3.

### Oversampling filter (double-speed mode)

In the double-speed mode the oversampling filter consists of:

- A 51st order half-band low-pass FIR filter which increases the oversampling rate from 1 time to 2 times.
- A 7th order half-band low-pass FIR filter which increases the oversampling rate from 2 times to 4 times.
- A linear interpolation section which increases the oversampling rate to 8 times. This removes the spectral components around 4f<sub>s</sub>.
- A sample-and-hold section which provides another 6 times oversampling to 48 times. The zero-order hold characteristic of this sample-and-hold section plus the 1st order analog filtering remove the spectral components around 8f<sub>s</sub>.

Pass-band ripple and stop-band attenuation for double-speed are given in Table 3.

## Stereo 1fs data input up-sampling filter with bitstream continuous dual DAC (BCC-DAC2)

**TDA1305T** 

### Noise shaper

In the normal speed mode the 2nd order digital noise shaper operates at  $96f_s$  ( $f_{sys} = 384f_s$ ) or  $128f_s$  ( $f_{sys} = 256f_s$ ). The digital noise shaper operates at  $48f_s$  ( $f_{sys} = 384f_s$ ) or  $64f_s$  ( $f_{sys} = 256f_s$ ) in double-speed mode. It shifts in-band quantization noise to frequencies well above the audio band. This noise shaping technique used in combination with a special data coding enables extremely high signal-to-noise ratios to be achieved. The noise shaper outputs a 5-bit pulse duration modulation (PDM) bitstream signal to the DAC.

### **Continuous calibration DAC**

The dual 5-bit DAC uses the continuous calibration technique. This method, based on charge storage, involves exact duplication of a single reference current source. In the TDA1305T, 32 such current sources plus 1 spare source are continuously calibrated. The spare source is included to allow continuous converter operation.

The DAC receives a 5-bit data bitstream from the noise shaper. This data is then converted so that only small currents are switched to the output during digital silence (input 00000H). Using this technique extremely high signal-to-noise performance is achieved.

### Operational amplifiers

High precision, low-noise amplifiers together with the internal conversion resistors  $R_{CONV1}$  and  $R_{CONV2}$  convert the converter output current to a voltage capable of driving a line output. This voltage is available at VOL and VOR (1.5 V RMS typical).

Connecting external capacitors CEXT1 and CEXT2 between FILTCL and VOL and between FILTCR and VOR respectively provides the required 1st order post filtering for the left and right channels (see Fig.1). The combinations of  $R_{\text{CONV1}}$  with CEXT1 and  $R_{\text{CONV2}}$  with CEXT2 determine the 1st order fall-off frequencies.

#### Internal reference circuitry

Internal reference circuitry ensures that the output voltage signal is proportional to the supply voltage, thereby maintaining maximum dynamic range for supply voltages from 3.4 to 5.5 V and making the circuit also suitable for battery-powered applications.

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DDD</sub>	digital supply voltage		_	7.0	V
$V_{DDA}$	analog supply voltage		_	7.0	V
$V_{DDO}$	operational amplifier supply voltage		_	7.0	V
T <sub>xtal</sub>	maximum crystal temperature		_	+150	°C
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient operating temperature		-30	+85	°C
V <sub>es</sub>	electrostatic handling	note 1	-2000	+2000	V
		note 2	-200	+200	V

## Notes

- 1. Human body model; C = 100 pF, R = 1500  $\Omega$ , V = 2000 V, 3 pulses positive and 3 pulses negative.
- 2. Machine model; C = 200 pF, R = 10  $\Omega$ , L = 0.5  $\mu$ H.

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient in free air	75	K/W

## Stereo 1fs data input up-sampling filter with bitstream continuous dual DAC (BCC-DAC2)

**TDA1305T** 

## **QUALITY SPECIFICATION**

In accordance with "SNW-FQ-611E". The number of this quality specification can be found in the "Quality Reference Handbook". The handbook can be ordered using the code 9398 510 63011.

## **DIGITAL CHARACTERISTICS**

 $V_{DD}$  = 3.4 to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 to +85 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply			•			•
$V_{DDD}$	digital supply voltage	note 1	3.4	5.0	5.5	V
I <sub>DDD</sub>	digital supply current	V <sub>DDD</sub> = 5 V; at code 00000H	_	30	40	mA
$V_{DDA}$	analog supply voltage	note 1	3.4	5.0	5.5	V
I <sub>DDA</sub>	analog supply current	V <sub>DDA</sub> = 5 V; at code 00000H	_	5.5	8	mA
$V_{DDO}$	operational amplifier supply voltage	note 1	3.4	5.0	5.5	V
I <sub>DDO</sub>	operational amplifier supply current	V <sub>DDO</sub> = 5 V; at code 00000H	_	6.5	9	mA
RR	ripple rejection to V <sub>DDA</sub>	note 2	_	25	_	dB
System clo	ck input		•	,		•
f <sub>sys</sub>	system frequency	$f_{\text{sys}} = 384f_{\text{s}}$	9.6	16.93	18.4	MHz
•		$f_{\text{sys}} = 256f_{\text{s}}$	6.4	11.29	12.28	MHz
V <sub>IL</sub>	LOW level input voltage	note 3	-0.5	_	0.2V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH level input voltage	note 3	0.8V <sub>DD</sub>	_	V <sub>DD</sub> + 0.5	V
I <sub>LI</sub>	input leakage current	note 4	_	_	10	μΑ
C <sub>i</sub>	input capacitance		_	_	10	pF
T <sub>cy</sub>	clock cycle time	$f_{\text{sys}} = 384f_{\text{s}}$	104	59.1	54.2	ns
		$f_{\text{sys}} = 256f_{\text{s}}$	156	88.6	81.3	ns
Digital inpu	ts; WS, BCK, DATA, DSMB, Ī	MUSB, DEEM1, DEEM2,	ATSB, CLK	51, CLKS2	, TEST1 and	TEST2
V <sub>IL</sub>	LOW level input voltage	note 3	-0.5	_	0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH level input voltage	note 3	0.7V <sub>DD</sub>	_	V <sub>DD</sub> + 0.5	V
ILI	input leakage current	note 4	_	_	10	μΑ
Ci	input capacitance		_	_	10	pF
Digital outp	out; CDEC	,	•		•	
V <sub>OL</sub>	LOW level output voltage	I <sub>OL</sub> = 0.4 mA	0	_	0.5	V
V <sub>OH</sub>	HIGH level output voltage	$I_{OH} = -0.2 \text{ mA}$	V <sub>DD</sub> - 0.5	_	V <sub>DD</sub>	V
t <sub>r</sub>	output rise time	note 5	_	_	20	ns
t <sub>f</sub>	output fall time	note 5	_	_	20	ns
C <sub>L</sub>	load capacitance		-	-	30	pF

## Stereo 1fs data input up-sampling filter with bitstream continuous dual DAC (BCC-DAC2)

**TDA1305T** 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Serial input	data timing (see Fig.4)					•
f <sub>BCK</sub>	bit-clock input (data input	$f_{sys} = 384f_s$	_	48f <sub>s</sub>	_	MHz
	rate) frequency	$f_{sys} = 256f_s$	_	64f <sub>s</sub>	_	MHz
f <sub>WS</sub>	word select input frequency	normal speed	25	44.1	48	kHz
		double speed	50	88.2	96	kHz
t <sub>r</sub>	rise time		_	_	20	ns
t <sub>f</sub>	fall time		_	_	20	ns
t <sub>H</sub>	bit clock time HIGH		55	_	_	ns
tL	bit clock time LOW		55	_	_	ns
t <sub>su</sub>	data set-up time		40	_	_	ns
t <sub>h</sub>	data hold time		10	_	_	ns
t <sub>suWS</sub>	word select set-up time		40	_	_	ns
t <sub>hWS</sub>	word select hold time		10	_	_	ns

#### **Notes**

- 1. All  $V_{DD}$  and  $V_{SS}$  pins must be connected externally to the same supply.
- 2.  $V_{ripple}$  = 1% of supply voltage;  $f_{ripple}$  = 100 Hz. Ripple rejection RR to  $V_{DDA}$  is dependent on the value of the external capacitor ( $C_{EXT3}$  in Fig.1) connected to  $V_{ref}$ . The value here assumes that  $C_{EXT3}$  = 1  $\mu$ F.
- 3. Minimum  $V_{\text{IL}}$  and maximum  $V_{\text{IH}}$  are peak values to allow for transients.
- 4.  $I_{Llmni}$  measured at  $V_{I}$  = 0 V;  $I_{Llmax}$  measured at  $V_{I}$  = 5.5 V.
- 5. Reference levels = 10% and 90%.

### **ANALOG CHARACTERISTICS**

 $V_{DD} = V_{DDA} = V_{DDO} = 5 \text{ V}; V_{SS} = 0 \text{ V}; T_{amb} = 25 \,^{\circ}\text{C}; unless otherwise specified.}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Reference va	alues					
V <sub>ref</sub>	reference voltage level		2.45	2.5	2.55	V
R <sub>CONV</sub>	current-to-voltage conversion resistor		1.6	2.2	2.8	kΩ
Analog outp	uts					
RES	resolution		_	_	18	bit
V <sub>FS(rms)</sub>	full-scale output voltage (pins 23 and 25) (RMS value)		1.425	1.5	1.575	V
V <sub>OFF</sub>	output voltage DC offset with respect to reference voltage level V <sub>ref</sub>		-80	-65	-50	mV
TC <sub>FS</sub>	full scale temperature coefficient		_	±100 × 10 <sup>-6</sup>	_	

## Stereo 1fs data input up-sampling filter with bitstream continuous dual DAC (BCC-DAC2)

TDA1305T

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
(THD + N)/S	total harmonic distortion plus	at 0 dB input level;	_	-90	-81	dB
	noise-to-signal ratio	note 1	_	0.003	0.009	%
		at -60 dB input level;	_	-44	-40	dB
		note 2	_	0.63	1.0	%
		at -60 dB input level;	_	-46	_	dB
		A-weighted; note 3	_	0.5	_	%
		at 0 dB input level; (20 Hz to 20 kHz); note 4	_	-90	-81	dB
			-	0.003	0.003	%
S/N	signal-to-noise ratio at bipolar zero	A weighted; at code (00000H)	100	108	_	dB
$\alpha_{cs}$	channel separation		85	100	_	dB
δV <sub>O</sub>	unbalance between outputs		_	0.2	0.3	dB
Z <sub>O</sub>	dynamic output impedance		_	10	_	Ω
R <sub>L</sub>	output load resistance		3	_	_	kΩ
C <sub>L</sub>	output load capacitance		_	_	200	pF

#### **Notes**

- 1. Measured with a 1 kHz, 0 dB, 18-bit sine wave generated at a sampling rate of 48 kHz. The (THD + N)/S measured over a bandwidth of 20 Hz to 20 kHz.
- 2. Measured with a 1 kHz, -60 dB, 18-bit sine wave generated at a sampling rate of 48 kHz. The (THD + N)/S measured over a bandwidth of 20 Hz to 20 kHz. For 16-bit input signals, the performance is limited to the theoretical maximum.
- 3. Measured with a 1 kHz, -60 dB, 18-bit sine wave generated at a sampling rate of 48 kHz. The (THD + N)/S measured over a bandwidth of 20 Hz to 20 kHz and filtered with a A-weighted characteristic. For 16-bit input signals, the performance is limited to the theoretical maximum.
- 4. Measured with a sine wave from 20 Hz to 20 kHz generated at a sampling rate of 48 kHz. The (THD + N)/S measured over a bandwidth of 20 Hz to 20 kHz.

### **TEST AND APPLICATION INFORMATION**

### Filter characteristics (theoretical values)

Table 3 Normal speed filter characteristics.

ITEM	SAMPLE FREQUENCY	RANGE	CONDITIONS	CHARACTERISTICS
Pass band	44.1 kHz	0 to 20 kHz		0 ±0.025 dB
	32 kHz	14.5 to 15 kHz		-0.15 dB (min.)
Stop band	44.1 kHz	24.1 to 150 kHz	typical	-60 dB (max.)
			worst case	-57 dB (max.)
		150 kHz to infinity	typical	-57 dB (max.)
			worst case	-47 dB (max.)
	32 kHz	17 to 17.5 kHz		-40 dB (max.)

## Stereo 1fs data input up-sampling filter with bitstream continuous dual DAC (BCC-DAC2)

**TDA1305T** 

## De-emphasis filter characteristics (theoretical values)


**Table 4** De-emphasis deviation from ideal 50 μs to 15 μs de-emphasis network.

ITEM	SAMPLE FREQUENCY	RANGE	CHARACTERISTICS
Gain deviation	44.1 and 48 kHz	0 to 18 kHz	0 ±0.05 dB
		18 to 20 kHz	0.12 dB (max.)
	32 kHz	0 to 13 kHz	0 ±0.06 dB
		13 to 15 kHz	0.22 dB (max.)
Phase deviation	44.1 and 48 kHz	0 to 15 kHz	10 deg (max.)
		15 to 20 kHz	15 deg (max.)
	32 kHz	0 to 9 kHz	10 deg (max.)
		9 to 15 kHz	16 deg (max.)

## **Double-speed characteristics**


 Table 5
 Double-speed filter characteristics.

ITEM	RANGE	CONDITIONS	CHARACTERISTICS
Pass band	0 to 17 kHz		0 ±0.075 dB
	17 to 20 kHz		-0.3 dB (min.)
Stop band	24.1 to 150 kHz	typical	-47 dB (max.)
		worst case	-45 dB (max.)
	150 kHz to infinite	typical	-33 dB (max.)
		worst case	-25 dB (max.)



**TDA1305T** 

### **APPLICATION INFORMATION**



## Stereo 1fs data input up-sampling filter with bitstream continuous dual DAC (BCC-DAC2)


**TDA1305T** 

A typical application diagram is illustrated in Fig.5. The left and right channel outputs can drive a line output directly. The series inductor (L) in the digital supply line, though not strictly necessary, helps to reduce crosstalk between the digital and analog circuits.

In Fig.6 measurements were taken with an 18-bit sine wave generated at a sampling rate of 48 kHz. The (THD + N)/S was measured over a bandwidth of 20 Hz to 20 kHz. The graph was constructed from average


measurement values of a small amount of engineering samples. No guarantee for typical values is implied.

In Fig.6 measurements were taken with an 18-bit sine wave generated at a sampling rate of 48 kHz. The (THD + N)/S was measured over a bandwidth of 20 Hz to 20 kHz and filtered with A-weighted characteristics. The graph was constructed from average measurement values of a small amount of engineering samples. No guarantee for typical values is implied.



## Stereo 1fs data input up-sampling filter with bitstream continuous dual DAC (BCC-DAC2)

**TDA1305T** 



**TDA1305T** 

0.9

0.4


0.035

0.016

### **PACKAGE OUTLINE**

SO28: plastic small outline package; 28 leads; body width 7.5 mm

SOT136-1



#### Note

inches

0.30

0.10

0.012

0.004

2.65

0.10

2.45

0.096

0.089

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

0.25

0.01

0.49

0.36

0.019

0.014

0.32

0.23

0.013

0.009

18.1

17.7

0.71

7.6

0.30

0.29

OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT136-1	075E06	MS-013AE				<del>91-08-13</del> 95-01-24

1.27

0.050

10.65

10.00

0.42

1.4

0.055

0.4

0.043

0.016

0.043

0.01

0.01

0.004

## Stereo 1fs data input up-sampling filter with bitstream continuous dual DAC (BCC-DAC2)

TDA1305T

#### **SOLDERING**

#### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

### Reflow soldering

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

### Wave soldering

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## Repairing soldered joints

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

## Stereo 1fs data input up-sampling filter with bitstream continuous dual DAC (BCC-DAC2)

**TDA1305T** 

### **DEFINITIONS**

Data sheet status		
Objective specification	This data sheet contains target or goal specifications for product development.	
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.	
Product specification	This data sheet contains final product specifications.	
Limiting values		
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.		

### **Application information**

Where application information is given, it is advisory and does not form part of the specification.

### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

## Philips Semiconductors – a worldwide company

Argentina: IEROD, Av. Juramento 1992 - 14.b, (1428) BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02)805 4455, Fax. (02)805 4466

Austria: Triester Str. 64, A-1101 WIEN, P.O. Box 213, Tel. (01)60 101-1236, Fax. (01)60 101-1211

Belgium: Postbus 90050, 5600 PB EINDHOVEN, The Netherlands, Tel. (31)40-2783749, Fax. (31)40-2788399

Brazil: Rua do Rocio 220 - 5th floor, Suite 51, CEP: 04552-903-SÃO PAULO-SP, Brazil, P.O. Box 7383 (01064-970), Tel. (011)821-2333, Fax. (011)829-1849

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS: Tel. (800) 234-7381, Fax. (708) 296-8556

Chile: Av. Santa Maria 0760, SANTIAGO, Tel. (02)773 816, Fax. (02)777 6730

China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. (852)2319 7888, Fax. (852)2319 7700

Colombia: IPRELENSO LTDA, Carrera 21 No. 56-17, 77621 BOGOTA, Tel. (571)249 7624/(571)217 4609, Fax. (571)217 4549

Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. (45)32 88 26 36, Fax. (45)31 57 19 49

Finland: Sinikalliontie 3, FIN-02630 ESPOO,

Tel. (358)0-615 800, Fax. (358)0-61580 920 France: 4 Rue du Port-aux-Vins, BP317,

92156 SURESNES Cedex. Tel. (01)4099 6161, Fax. (01)4099 6427

Germany: P.O. Box 10 51 40, 20035 HAMBURG, Tel. (040)23 53 60, Fax. (040)23 53 63 00

Greece: No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01)4894 339/4894 911, Fax. (01)4814 240

India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, Bombay 400 018 Tel. (022)4938 541, Fax. (022)4938 722

Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4, P.O. Box 4252, JAKARTA 12950, Tel. (021)5201 122, Fax. (021)5205 189

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. (01)7640 000, Fax. (01)7640 200

Italy: PHILIPS SEMICONDUCTORS S.r.I. Piazza IV Novembre 3, 20124 MILANO Tel. (0039)2 6752 2531, Fax. (0039)2 6752 2557

Japan: Philips Bldg 13-37, Kohnan2-chome, Minato-ku, TOKYO 108, Tel. (03)3740 5130, Fax. (03)3740 5077

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02)709-1412, Fax. (02)709-1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. (03)750 5214, Fax. (03)757 4880

**Mexico:** 5900 Gateway East, Suite 200, EL PASO, TX 79905, Tel. 9-5(800)234-7381, Fax. (708)296-8556

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. (040)2783749, Fax. (040)2788399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09)849-4160. Fax. (09)849-7811

Norway: Box 1, Manglerud 0612, OSLO, Tel. (022)74 8000, Fax. (022)74 8341

Pakistan: Philips Electrical Industries of Pakistan Ltd., Exchange Bldg. ST-2/A, Block 9, KDA Scheme 5, Clifton,

KARACHI 75600, Tel. (021)587 4641-49, Fax. (021)577035/5874546

Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. (63) 2 816 6380, Fax. (63) 2 817 3474

Portugal: PHILIPS PORTUGUESA, S.A.

Rua dr. António Loureiro Borges 5, Arquiparque - Miraflores, Apartado 300, 2795 LINDA-A-VELHA, Tel. (01)4163160/4163333, Fax. (01)4163174/4163366

Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231,

Tel. (65)350 2000. Fax. (65)251 6500

South Africa: S.A. PHILIPS Pty Ltd.,

195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430, Johannesburg 2000, Tel. (011)470-5911, Fax. (011)470-5494

Spain: Balmes 22, 08007 BARCELONA Tel. (03)301 6312, Fax. (03)301 42 43

Sweden: Kottbygatan 7, Akalla. S-164 85 STOCKHOLM, Tel. (0)8-632 2000, Fax. (0)8-632 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. (01)488 2211, Fax. (01)481 77 30

Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West Road, Sec. 1. Taipeh, Taiwan ROC, P.O. Box 22978, TAIPEI 100, Tel. (886) 2 382 4443, Fax. (886) 2 382 4444

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, Bangkok 10260, THAILAND.

Tel. (66) 2 745-4090, Fax. (66) 2 398-0793 Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. (0212)279 27 70, Fax. (0212)282 67 07

Ukraine: Philips UKRAINE, 2A Akademika Koroleva str., Office 165. 252148 KIEV, Tel. 380-44-4760297, Fax. 380-44-4766991

United Kingdom: Philips Semiconductors LTD., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. (0181)730-5000, Fax. (0181)754-8421

United States: 811 East Arques Avenue, SUNNYVALE CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556

Uruguay: Coronel Mora 433, MONTEVIDEO, Tel. (02)70-4044, Fax. (02)92 0601

Internet: http://www.semiconductors.philips.com/ps/

For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Telex 35000 phtcnl, Fax. +31-40-2724825

SCD47 © Philips Electronics N.V. 1995

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

513061/50/02/pp20 Document order number: Date of release: 1995 Dec 08 9397 750 00517

Let's make things better.



