

Sample &

Buv



Texas Instruments



SLVSC71A - DECEMBER 2013-REVISED MARCH 2015

Support &

Community

# TPS22966-Q1 Dual-Channel, Ultralow Resistance Load Switch

Technical

Documents

### 1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 2: -40°C to 105°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level H1C
  - Device CDM ESD Classification Level C6
- Integrated Dual-Channel Load Switch
- Input Voltage Range: 0.8 V to 5.5 V
- Ultralow ON-Resistance (R<sub>ON</sub>)
  - R<sub>ON</sub> = 16 m $\Omega$  at V<sub>IN</sub> = 5 V (V<sub>BIAS</sub> = 5 V)
  - $R_{ON}$  = 16 m $\Omega$  at V\_{IN} = 3.3 V (V\_{BIAS} = 5 V)
  - R<sub>ON</sub> = 16 m $\Omega$  at V<sub>IN</sub> = 1.8 V (V<sub>BIAS</sub> = 5 V)
- 4-A Maximum Continuous Switch Current per Channel
- Low Quiescent Current
  - 80 µA (Both Channels)
  - 80 μA (Single Channel)
- Low Control Input Threshold Enables Use of 1.2-V, 1.8-V, 2.5-V, and 3.3-V Logic
- Configurable Rise Time
- Quick Output Discharge (QOD)
- SON 14-Pin Package With Thermal Pad

### 2 Applications

Tools &

Software

- Infotainment
- ADAS (Advanced Driver Assistance Systems)

## **3** Description

The TPS22966-Q1 device is a small, ultralow R<sub>ON</sub>, dual-channel load switch with adjustable rise time. The device contains two N-channel MOSFETs that can operate over an input voltage range of 0.8 V to 5.5 V and can support a maximum continuous current of up to 4 A per channel. Each switch is independently controlled by an on/off input (ON1 and ON2), which can interface directly with low-voltage control signals. The TPS22966-Q1 includes a 230- $\Omega$  on-chip resistor for quick output discharge when the switch is turned off.


The TPS22966-Q1 is available in a small, spacesaving 2-mm  $\times$  3-mm 14-SON package (DPU) with integrated thermal pad allowing for high power dissipation. The device is characterized for operation over the free-air temperature range of -40°C to 105°C.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS22966-Q1	WSON (14)	3.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### **Typical Application Schematic**



### 8.4 Device Functional Modes...... 15 Application and Implementation

8.2

9	App	lication and Implementation	16
	9.1	Application Information	16
	9.2	Typical Application	18
10	Pow	ver Supply Recommendations	20
11	Lay	out	20
	11.1	Layout Guidelines	20
	11.2	Layout Example	21
12	Dev	ice and Documentation Support	22
	12.1	Trademarks	22
	12.2	Electrostatic Discharge Caution	22
	12.3	Glossary	22
13	Mec	hanical, Packaging, and Orderable	
	Infor	mation	22

8.1 Overview ...... 14

8.3 Feature Description...... 15

Functional Block Diagram ..... 14

Features ..... 1

Applications ..... 1

# **Table of Contents**

3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics: V <sub>BIAS</sub> = 5 V 5
	6.6	Electrical Characteristics: V <sub>BIAS</sub> = 2.5 V 6
	6.7	Switching Characteristics 7
	6.8	Typical Characteristics 8
7	Para	ameter Measurement Information 13
8	Deta	ailed Description 14

#### Revision History 4

1

2

#### Changes from Original (December 2013) to Revision A

Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device 


XAS

www.ti.com

#### Page







#### **Pin Functions**

PIN		1/0	DECODIDATION		
NO.	NAME	I/O	DESCRIPTION		
1	VIN1	I	Switch 1 input. Place an optional decoupling capacitor between this pin and GND for reduce VIN dip during turnon of the channel. See Application Information section for more information.		
2	VIN1	I	Switch 1 input. Place an optional decoupling capacitor between this pin and GND for reduce VIN dip during turnon of the channel. See <i>Application Information</i> for more information.		
3	ON1	I	Active high switch 1 control input. Do not leave floating.		
4	VBIAS	I	Bias voltage. Power supply to the device. See Application Information for more information.		
5	ON2	I	Active high switch 2 control input. Do not leave floating.		
6	VIN2	I	Switch 2 input. Place an optional decoupling capacitor between this pin and GND for reduce VIN dip during turnon of the channel. See <i>Application Information</i> for more information.		
7	VIN2	I	Switch 2 input. Place an optional decoupling capacitor between this pin and GND for reduce VIN dip during turnon of the channel. See <i>Application Information</i> for more information.		
8	VOUT2	0	Switch 2 output.		
9	VOUT2	0	Switch 2 output.		
10	CT2	0	Switch 2 slew rate control. Can be left floating. Capacitor used on this pin should be rated for a minimum of 25 V for desired rise time performance.		
11	GND	-	Ground		
12	CT1	0	Switch 1 slew rate control. Can be left floating. Capacitor used on this pin should be rated for a minimum of 25 V for desired rise time performance.		
13	VOUT1	0	Switch 1 output.		
14	VOUT1	0	Switch 1 output.		
15	Thermal Pad	0	Thermal pad (exposed center pad) to alleviate thermal stress. Tie to GND. See <i>Layout Guidelines</i> for layout guidelines.		

### **6** Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

		MIN	MAX	UNIT
V <sub>IN1,2</sub>	Input voltage	-0.3	6	V
V <sub>OUT1,2</sub>	Output voltage	-0.3	6	V
V <sub>ON1,2</sub>	ON-pin voltage	-0.3	6	V
V <sub>BIAS</sub>	VBIAS voltage	-0.3	6	V
I <sub>MAX</sub>	Maximum continuous switch current per channel		4	А
I <sub>PLS</sub>	Maximum pulsed switch current per channel, pulse <300 µs, 2% duty cycle		6	А
TJ	Maximum junction temperature		150	°C
T <sub>LEAD</sub>	Maximum lead temperature (10-s soldering time)		300	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22- $\rm C101^{(2)}$	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

			м	IN	MAX	UNIT
V <sub>IN1,2</sub>	Input voltage range		C	).8 '	V <sub>BIAS</sub>	V
V <sub>BIAS</sub>	Bias voltage range		2	2.5	5.5	V
V <sub>ON1,2</sub>	ON voltage range			0	5.5	V
V <sub>OUT1,2</sub>	Output voltage range				$V_{\rm IN}$	V
V <sub>IH</sub>	High-level input voltage, ON	V <sub>BIAS</sub> = 2.5 V to 5.5 V	1	.2	5.5	V
VIL	Low-level input voltage, ON	V <sub>BIAS</sub> = 2.5 V to 5.5 V		0	0.5	V
C <sub>IN1,2</sub>	Input capacitor		1	(1)		μF
T <sub>A</sub>	Operating free-air temperature	(2)	_	40	105	°C

(1) Refer to Application Information.

(2) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature  $[T_{A(max)}]$  is dependent on the maximum operating junction temperature  $[T_{J(max)}]$ , the maximum power dissipation of the device in the application  $[P_{D(max)}]$ , and the junction-to-ambient thermal resistance of the part/package in the application ( $\theta_{JA}$ ), as given by the following equation:  $T_{A(max)} = T_{J(max)} - (\theta_{JA} \times P_{D(max)})$ 

#### 6.4 Thermal Information

		TPS22966-Q1	
	THERMAL METRIC <sup>(1)</sup>	DPU (WSON)	UNIT
		14 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	52.3	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	45.9	
$\theta_{JB}$	Junction-to-board thermal resistance	11.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.8	C/VV
$\Psi_{JB}$	Junction-to-board characterization parameter	11.4	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	6.9	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

## 6.5 Electrical Characteristics: V<sub>BIAS</sub> = 5 V

Unless otherwise noted, the specifications apply over the operating ambient temperature,  $-40^{\circ}C \le T_A \le 105^{\circ}C$  (full) and  $V_{BIAS} = 5 \text{ V}$ . Typical values are for  $T_A = 25^{\circ}C$  (unless otherwise noted).

	PARAMETER	TEST CON	NDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
POWER SU	PPLIES AND CURRENTS		I				ľ	
I <sub>IN(VBIAS-ON)</sub>	V <sub>BIAS</sub> quiescent current (both channels)	$I_{OUT1} = I_{OUT2} = 0$ r $V_{IN1,2} = V_{ON1,2} = V$		–40°C to 105°C		80	120	μA
I <sub>IN(VBIAS-ON)</sub>	V <sub>BIAS</sub> quiescent current (single channel)	$I_{OUT1} = I_{OUT2} = 0 II$ $V_{IN1,2} = V_{ON1} = V_{E}$		–40°C to 105°C		80	120	μA
IIN(VBIAS-OFF)	V <sub>BIAS</sub> shutdown current	$V_{ON1,2} = 0 V, V_{OU}$	<sub>T1,2</sub> = 0 V	–40°C to 105°C			2	μA
			V <sub>IN1,2</sub> = 5 V			0.5	8	
	VIN1.2 off-state supply current	$V_{ON1,2} = 0 V,$	V <sub>IN1,2</sub> = 3.3 V	–40°C to 105°C		0.1	3	
I <sub>IN(VIN-OFF)</sub>	(per channel)	V <sub>OUT1,2</sub> = 0 V	V <sub>IN1,2</sub> = 1.8 V	-40°C 10 105°C		0.07	2	μA
			V <sub>IN1,2</sub> = 0.8 V			0.04	1	
I <sub>ON</sub>	ON pin input leakage current	V <sub>ON</sub> = 5.5 V		–40°C to 105°C			1	μA
RESISTANC	E CHARACTERISTICS							
				25°C		16	19	
			$V_{IN} = 5 V$	-40°C to 85°C			21	
				–40°C to 105°C			23	
			V <sub>IN</sub> = 3.3 V	25°C		16	19	
				–40°C to 85°C			21	-
				–40°C to 105°C			23	
			V <sub>IN</sub> = 1.8 V	25°C		16	19	
				-40°C to 85°C			21	
D	ON-state resistance (per	I <sub>OUT</sub> = –200 mA,		–40°C to 105°C			23	
R <sub>ON</sub>	channel)	$V_{BIAS} = 5 V$		25°C		16	19	mΩ
			V <sub>IN</sub> = 1.5 V	–40°C to 85°C			21	
				–40°C to 105°C			23	
				25°C		16	19	
			V <sub>IN</sub> = 1.2 V	–40°C to 85°C			21	
				–40°C to 105°C			23	
				25°C		16	19	
			V <sub>IN</sub> = 0.8 V	–40°C to 85°C			21	
				–40°C to 105°C			23	
R <sub>PD</sub>	Output pulldown resistance	V <sub>IN</sub> = 5.0 V, V <sub>ON</sub> = 15 mA	= 0 V, I <sub>OUT</sub> =	–40°C to 105°C		230	330	Ω

SLVSC71A - DECEMBER 2013-REVISED MARCH 2015

www.ti.com

# 6.6 Electrical Characteristics: V<sub>BIAS</sub> = 2.5 V

Unless otherwise noted, the specifications apply over the operating ambient temperature  $-40^{\circ}C \le T_A \le 105^{\circ}C$  (full) and  $V_{BIAS} = 2.5$  V. Typical values are for  $T_A = 25^{\circ}C$  (unless otherwise noted).

	PARAMETER	TEST CONDITIONS		T <sub>A</sub>	MIN TYP	MAX	UNIT
POWER SUP	PPLIES AND CURRENTS	1					
I <sub>IN(VBIAS-ON)</sub>	V <sub>BIAS</sub> quiescent current (both channels)	$I_{OUT1} = I_{OUT2} = 0 \text{ m}$ $V_{IN1,2} = V_{ON1,2} = V$		–40°C to 105°C	32	40	μA
I <sub>IN(VBIAS-ON)</sub>	V <sub>BIAS</sub> quiescent current (single channel)	$I_{OUT1} = I_{OUT2} = 0 \text{ m}$ $V_{IN1,2} = V_{ON1} = V_{BI}$		–40°C to 105°C	32	40	μA
IIN(VBIAS-OFF)	VBIAS shutdown current	$V_{ON1,2} = 0 V, V_{OUT}$	<sub>1,2</sub> = 0 V	–40°C to 105°C		2	μA
			V <sub>IN1,2</sub> = 2.5 V		0.13	3	
1	V <sub>IN1.2</sub> off-state supply current	$V_{ON1,2} = 0 V,$	V <sub>IN1,2</sub> = 1.8 V	–40°C to 105°C	0.07	2	
I <sub>IN(VIN-OFF)</sub>	(per channel)	V <sub>OUT1,2</sub> = 0 V	V <sub>IN1,2</sub> = 1.2 V	-40 C 10 105 C	0.05	2	μA
			V <sub>IN1,2</sub> = 0.8 V		0.04	1	
I <sub>ON</sub>	ON pin input leakage current	$V_{ON} = 5.5 V$		–40°C to 105°C		1	μA
RESISTANC	E CHARACTERISTICS						
				25°C	21	24	
			V <sub>IN</sub> = 2.5 V V <sub>IN</sub> = 1.8 V	–40°C to 85°C		27	-
				–40°C to 105°C		29	
				25°C	19	22	
				-40°C to 85°C		25	
				–40°C to 105°C		27	
				25°C	18	21	
R <sub>ON</sub>	ON-state resistance	I <sub>OUT</sub> = –200 mA, V <sub>BIAS</sub> = 2.5 V	V <sub>IN</sub> = 1.5 V	–40°C to 85°C		24	mΩ
		VBIAS - 2.5 V		–40°C to 105°C		26	
				25°C	18	21	
			V <sub>IN</sub> = 1.2 V	-40°C to 85°C		24	
				-40°C to 105°C		26	
				25°C	17	20	
			V <sub>IN</sub> = 0.8 V	-40°C to 85°C		23	
				–40°C to 105°C		25	
R <sub>PD</sub>	Output pulldown resistance	V <sub>IN</sub> = 2.5 V, V <sub>ON</sub> =	0 V, I <sub>OUT</sub> = 1 mA	Full	280	330	Ω


Copyright © 2013–2015, Texas Instruments Incorporated

## 6.7 Switching Characteristics

	PARAMETER	TEST CONDITION	MIN TYP MAX	UNIT
V <sub>IN</sub> = \	/ <sub>ON</sub> = V <sub>BIAS</sub> = 5 V, T <sub>A</sub> = 25⁰C (u	nless otherwise noted)		
t <sub>ON</sub>	Turnon time	$R_L = 10 \Omega, C_L = 0.1 \mu F, CT = 1000 pF$	1559	
t <sub>OFF</sub>	Turnoff time	$R_L = 10 \Omega, C_L = 0.1 \mu F, CT = 1000 pF$	6	
t <sub>R</sub>	V <sub>OUT</sub> rise time	$R_L = 10 \Omega, C_L = 0.1 \mu F, CT = 1000 pF$	1991	μs
t <sub>F</sub>	V <sub>OUT</sub> fall time	$R_L = 10 \Omega, C_L = 0.1 \mu F, CT = 1000 pF$	2	
t <sub>D</sub>	ON delay time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	665	
$V_{IN} = 0$	0.8 V, V <sub>ON</sub> = V <sub>BIAS</sub> = 5 V, T <sub>A</sub> = 2	5ºC (unless otherwise noted)		
t <sub>ON</sub>	Turnon time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	732	
t <sub>OFF</sub>	Turnoff time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	161	
t <sub>R</sub>	V <sub>OUT</sub> rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	371	μs
t <sub>F</sub>	V <sub>OUT</sub> fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	14	
t <sub>D</sub>	ON delay time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	544	
$V_{IN} = 2$	2.5 V, V <sub>ON</sub> = 5 V, V <sub>BIAS</sub> = 2.5 V,	T <sub>A</sub> = 25ºC (unless otherwise noted)		
t <sub>ON</sub>	Turnon time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	2410	
t <sub>OFF</sub>	Turnoff time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	7	
t <sub>R</sub>	V <sub>OUT</sub> rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	2412	μs
t <sub>F</sub>	V <sub>OUT</sub> fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	2	
t <sub>D</sub>	ON delay time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	1181	
$V_{IN} = 0$	$0.8 \text{ V}, \text{ V}_{ON} = 5 \text{ V}, \text{ V}_{BIAS} = 2.5 \text{ V},$	T <sub>A</sub> = 25⁰C (unless otherwise noted)		
t <sub>ON</sub>	Turnon time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	1575	
t <sub>OFF</sub>	Turnoff time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	124	
t <sub>R</sub>	V <sub>OUT</sub> rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ CT = 1000 \ pF$	927	μs
t <sub>F</sub>	V <sub>OUT</sub> fall time	$R_L = 10 \Omega, C_L = 0.1 \mu F, CT = 1000 pF$	14	
t <sub>D</sub>	ON delay time	$R_L = 10 \Omega, C_L = 0.1 \mu F, CT = 1000 pF$	1089	




### 6.8 Typical Characteristics






### **Typical Characteristics (continued)**






### **Typical Characteristics (continued)**






### **Typical Characteristics (continued)**




6.8.1 Typical AC Scope Captures at  $T_A = 25^{\circ}C$ , CT = 1 nF



TEXAS INSTRUMENTS


www.ti.com

### Typical AC Scope Captures at $T_A = 25^{\circ}C$ , CT = 1 nF (continued)





### 7 Parameter Measurement Information



(A) Control signal rise and fall times are 100 ns.

#### Figure 31. Test Circuit and Timing Waveforms

TEXAS INSTRUMENTS

www.ti.com


### 8 Detailed Description

#### 8.1 Overview

The device is a dual-channel, 4-A automotive load switch in a 14-pin SON package. To reduce the voltage drop in high current rails, the device implements a low-resistance N-channel MOSFET.

The device has a programmable slew rate for applications that require specific rise-time. The device has very low leakage current during off state. This prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for any external components, which reduces solution size and bill of materials (BOM) count.

#### 8.2 Functional Block Diagram





#### 8.3 Feature Description

#### 8.3.1 Quick Output Discharge

Each channel of the TPS22966-Q1 includes a Quick Output Discharge (QOD) feature. When the switch is disabled, a discharge resistor is connected between VOUT and GND. This resistor has a typical value of  $230-\Omega$  and prevents the output from floating while the switch is disabled.

#### 8.3.2 ON/OFF Control

The ON pins control the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2-V or higher GPIO voltage. This pin cannot be left floating and must be tied either high or low for proper functionality.

#### 8.3.3 Adjustable Rise Time

A capacitor to GND on the CTx pins sets the slew rate for each channel. To ensure desired performance, a capacitor with a minimum voltage rating of 25 V should be used on the CTx pin. An approximate formula for the relationship between CTx and slew rate is (the equation below accounts for 10% to 90% measurement on  $V_{OUT}$  and does **NOT** apply for CTx = 0 pF. Use Table 1 to determine rise times for when CTx = 0 pF):

 $SR = 0.32 \times CT + 13.7$ 

where

- SR = slew rate (in  $\mu$ s/V)
- CT = the capacitance value on the CTx pin (in pF)
- The units for the constant 13.7 is in  $\mu$ s/V.

(1)

Rise time can be calculated by multiplying the input voltage by the slew rate. Table 1 shows rise time values measured on a typical device. Rise times shown below are only valid for the power-up sequence where  $V_{IN}$  and  $V_{BIAS}$  are already in steady state condition, and the ON pin is asserted high.

#### Table 1. Rise Time Values

CTx (pF)	RISE TIME (μs) 10% - 90%, C <sub>L</sub> = 0.1μF, C <sub>IN</sub> = 1μF, R <sub>L</sub> = 10Ω TYPICAL VALUES at 25°C, V <sub>BIAS</sub> = 5V, 25V X7R 10% CERAMIC CAP							
	5V	3.3V	1.8V	1.5V	1.2V	1.05V	0.8V	
0	124	88	63	60	53	49	42	
220	481	323	193	166	143	133	109	
470	855	603	348	299	251	228	175	
1000	1724	1185	670	570	469	411	342	
2200	3328	2240	1308	1088	893	808	650	
4700	7459	4950	2820	2429	1920	1748	1411	
10000	16059	10835	6040	5055	4230	3770	3033	

### 8.4 Device Functional Modes

#### **Table 2. Functional Table**

ONx	VINx to VOUTx	VOUTx to GND			
L	Off	On			
Н	On	Off			

TEXAS INSTRUMENTS

www.ti.com

### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

#### 9.1.1 Input Capacitor (Optional)


To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns on into a discharged load capacitor, a capacitor needs to be placed between VIN and GND. A  $1-\mu$ F ceramic capacitor, C<sub>IN</sub>, placed close to the pins, is usually sufficient. Higher values of C<sub>IN</sub> can be used to further reduce the voltage drop in high-current application. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

#### 9.1.2 Output Capacitor (Optional)

Due to the integrated body diode in the NMOS switch, a  $C_{IN}$  greater than  $C_L$  is highly recommended. A  $C_L$  greater than  $C_{IN}$  can cause  $V_{OUT}$  to exceed  $V_{IN}$  when the system supply is removed. This could result in current flow through the body diode from VOUT to VIN. A  $C_{IN}$  to  $C_L$  ratio of 10 to 1 is recommended for minimizing  $V_{IN}$  dip caused by inrush currents during start-up, however a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) could cause slightly more  $V_{IN}$  dip upon turnon due to inrush currents. This can be mitigated by increasing the capacitance on the CT pin for a longer rise time (see *Adjustable Rise Time*).

#### 9.1.3 V<sub>IN</sub> and V<sub>BIAS</sub> Voltage Range

For optimal R<sub>ON</sub> performance, make sure  $V_{IN} \le V_{BIAS}$ . The device will still be functional if  $V_{IN} > V_{BIAS}$  but it will exhibit R<sub>ON</sub> greater than what is listed in *Electrical Characteristics*. See Figure 32 for an example of a typical device. Notice the increasing R<sub>ON</sub> as  $V_{IN}$  exceeds  $V_{BIAS}$  voltage.







#### **Application Information (continued)**

#### 9.1.4 Safe Operating Area (SOA)

The SOA curves in Figure 33 show the continuous current carrying capability of the device versus ambient temperature ( $T_A$ ) to ensure reliable operation over 100,000 hours of device lifetime. Each curve represents a specific percent of time that the switch is on.

The 100% curve represents use for a full 24 hours in a day. The 75% curve indicates 18 hours of use in a day while the 12.5% curve shows 3 hours of use per day.

Examples on how to use this plot:

- The application has an ambient temperature of 60°C and the switch will be on 100% of the time. The maximum continuous current that can be applied is approximately 2.1 A.
- The application requires the switch to be on 12.5% of the time and the current while on will be 3 A. The maximum ambient temperature is approximately 100°C.
- The application requires 2 A and will be operated at 70°C. The switch can be on for a maximum of 75% of the time.
- It is expected that most applications will not have specific use cases as defined in the examples above. Different use cases can be combined to generate a more complete view of a specific application. This example shows use under various conditions simplified to an average use case. The application requires operation at 4 A for 25% of the time, 1 A for 25% of the time and is off the remaining 50% of the time. Ambient temperature will vary from 25°C to 50°C. Will there be any limitations? The average current can be calculated as (4 A × 25% + 1 A \* 25% + 0 A \* 50%). The average current calculates to be 1.25 A. Assuming worst case temperature of 50°C, the resulting application is within the safe operating area.




Figure 33. Safe Operating Area

### 9.2 Typical Application




Figure 34. Typical Application Schematic

### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 3 as the input parameters.

Table	3.	Design	Parameters
-------	----	--------	------------

DESIGN PARAMETER	VALUE
Input voltage	3.3 V
Bias voltage	5 V
Load capacitance (CL)	22 µF
Maximum acceptable inrush current	400 mA

#### 9.2.2 Detailed Design Procedure

When the switch is enabled, the output capacitors must be charged up from 0 V to the set value (3.3 V in this example). This charge arrives in the form of inrush current. Inrush current can be calculated using Equation 2: Inrush Current =  $C \times dV/dt$ 

where

- C = output capacitance
- dV = output voltage
- dt = rise time

(2)

The TPS22966-Q1 offers adjustable rise time for VOUT. This feature allows the user to control the inrush current during turnon. The appropriate rise time can be calculated using Table 3 and the inrush current equation.


400 mA = 22 µF × 3.3 V/dt	(3)
dt = 181.5 µs	(4)

To ensure an inrush current of less than 400 mA, choose a CT value that will yield a rise time of more than 181.5  $\mu$ s. See the oscilloscope captures in for an example of how the CT capacitor can be used to reduce inrush current.



### 9.2.3 Application Curves

 $V_{BIAS}$  = 5 V ;  $V_{IN}$  = 3.3 V ;  $C_L$  = 22  $\mu F$ 





### **10** Power Supply Recommendations

The device is designed to operate from a VBIAS range of 2.5 V to 5.5 V and a VIN voltage range of 0.8 V to 5.5 V. The power supply should be well regulated and placed as close to the device terminals as possible. It must be able to withstand all transient and load current steps. In most situations, using an input capacitance of 1 uF is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance may be required on the input.

The requirements for larger input capacitance can be mitigated by adding additional capacitance to the CT pin. This will cause the load switch to turn on more slowly. Not only will this reduce transient inrush current, but it will also give the power supply more time to respond to the load current step.

### 11 Layout

### 11.1 Layout Guidelines

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

The maximum IC junction temperature should be restricted to 150°C under normal operating conditions. To calculate the maximum allowable power dissipation,  $P_{D(max)}$  for a given output current and ambient temperature, use the following equation:

$$\mathsf{P}_{\mathsf{D}(\mathsf{max})} = \frac{\mathsf{T}_{\mathsf{J}(\mathsf{max})} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{J}\mathsf{A}}}$$

where

- P<sub>D(max)</sub> = maximum allowable power dissipation
- $T_{J(max)}$  = maximum allowable junction temperature (150°C for the TPS22966-Q1)
- T<sub>A</sub> = ambient temperature
- Θ<sub>JA</sub> = junction to air thermal impedance. See Thermal Information section. This parameter is highly dependent upon board layout.
  (5)

Figure 37 shows an example of a layout. Notice the thermal vias located under the exposed thermal pad of the device. This allows for thermal diffusion away from the device.



### 11.2 Layout Example




Figure 37. Layout Example



## **12 Device and Documentation Support**

### 12.1 Trademarks

All trademarks are the property of their respective owners.

### **12.2 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



19-Feb-2015

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TPS22966TDPURQ1	ACTIVE	WSON	DPU	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	966TQ1	Samples
TPS22966TDPUTQ1	ACTIVE	WSON	DPU	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	966TQ1	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# PACKAGE OPTION ADDENDUM

19-Feb-2015

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS22966-Q1 :

Catalog: TPS22966

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22966TDPURQ1	WSON	DPU	14	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22966TDPUTQ1	WSON	DPU	14	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION


19-Feb-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22966TDPURQ1	WSON	DPU	14	3000	210.0	185.0	35.0
TPS22966TDPUTQ1	WSON	DPU	14	250	210.0	185.0	35.0

# **MECHANICAL DATA**



- Ç. Small Outline No-Lead (SON) package configuration.
- $\triangle$  The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. This package is Pb-free.



# DPU (R-PWSON-N14)


# PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. <u>SLUA271</u>. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

