











SLVSB42D - NOVEMBER 2011-REVISED JANUARY 2016

**TPS54428** 

# TPS54428 4.5-V to 18-V Input, 4-A Synchronous Step-Down Converter With Eco-Mode™

#### Features

- D-CAP2™ Mode Enables Fast Transient Response
- Low Output Ripple and Allows Ceramic Output Capacitor
- Wide V<sub>IN</sub> Input Voltage Range: 4.5 V to 18 V
- Output Voltage Range: 0.76 V to 7.0 V
- Highly Efficient Integrated FETs Optimized for Lower Duty Cycle Applications  $-70 \text{ m}\Omega$  (High Side) and 53 m $\Omega$  (Low Side)
- High Efficiency, Less Than 10 µA at Shutdown
- High Initial Bandgap Reference Accuracy
- Adjustable Soft Start
- Pre-Biased Soft Start
- 650-kHz Switching Frequency (f<sub>SW</sub>)
- Cycle By Cycle Over Current Limit
- Auto-Skip Eco-mode™ for High Efficiency at Light Load


# 2 Applications

- Wide Range of Applications for Low Voltage System
  - Digital TV Power Supply
  - High Definition Blu-ray Disc™ Players
  - **Networking Home Terminal**
  - Digital Set Top Box (STB)

#### 3 Description

The TPS54428 is an adaptive on-time D-CAP2™ mode synchronous buck converter.

### Simplified Schematic



The TPS54428 enables system complete the suite of various end-equipment power bus regulators with a cost effective, low component count, low standby current solution.

The main control loop for the TPS54428 uses the D-CAP2™ mode control that provides a fast transient response no external compensation components.

The adaptive on-time control supports seamless transition between PWM mode at higher load conditions and Eco-mode™ operation at light loads.

Eco-mode™ allows the TPS54428 to maintain high efficiency during lighter load conditions.

The TPS54428 also has a proprietary circuit that enables the device to adopt to both low equivalent series resistance (ESR) output capacitors, such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors. The device operates from 4.5-V to 18-V VIN input.

The output voltage can be programmed between 0.76 V and 7.0 V.

The device also features an adjustable soft start time.


The TPS54428 is available in 8-pin DDA package and 10-pin DRC packages, and is designed to operate over the ambient temperature range of -40°C to 85°C.

#### Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TD054400	SO PowerPAD (8)	4.90 mm × 3.90 mm	
TPS54428	VSON (10)	3.00 mm × 3.00 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### 1.05-V Load Transient Response





# **Table of Contents**

1	Features 1		7.4 Device Functional Modes	9
2	Applications 1	8	Application and Implementation	11
3	Description 1		8.1 Application Information	11
4	Revision History2		8.2 Typical Application	11
5	Pin Configuration and Functions3	9	Power Supply Recommendations	15
6	Specifications4	10	Layout	15
Ĭ	6.1 Absolute Maximum Ratings 4		10.1 Layout Guidelines	15
	6.2 ESD Ratings 4		10.2 Layout Examples	16
	6.3 Recommended Operating Conditions4		10.3 Thermal Considerations	17
	6.4 Thermal Information5	11	Device and Documentation Support	18
	6.5 Electrical Characteristics5		11.1 Documentation Support	18
	6.6 Typical Characteristics6		11.2 Community Resources	18
7	Detailed Description8		11.3 Trademarks	18
-	7.1 Overview 8		11.4 Electrostatic Discharge Caution	18
	7.2 Functional Block Diagram8		11.5 Glossary	18
	7.3 Feature Description	12	Mechanical, Packaging, and Orderable Information	18
	E: Page numbers for previous revisions may differ from page nges from Revision C (October 2015) to Revision D	e numb	ers in the current version.	Page
	Jpdated Figure 20			
	- Puateu Figure 20			10
har	nges from Revision B (March 2013) to Revision C			Page
٨	Added Pin Configuration and Functions section, ESD Ratings			
а	Modes, Application and Implementation section, Power Supp and Documentation Support section, and Mechanical, Packa			1
a				1
				1 Page


Changes from Original (November 2011) to Revision A

Pag




# 5 Pin Configuration and Functions

DDA Package with Thermal Pad 8-Pin SO PowerPAD Top View



#### DRC Package with Thermal Pad 10-Pin VSON Top View



#### **Pin Functions**

	PIN		DEGODIDATION	
NAME	DDA	DRC	DESCRIPTION	
EN	1	1	Enable input control. Active high.	
VFB	2	2	Converter feedback input. Connect to output voltage with feedback resistor divider.	
VREG5	3	3	5.5 V power supply output. A capacitor (typical 1 $\mu$ F) should be connected to GN VREG5 is not active when EN is low.	
SS	4	4	Soft-start control. An external capacitor should be connected to GND.	
GND	5		Ground pin. Power ground return for switching circuit. Connect sensitive SS and VFB returns to GND at a single point.	
GND		5	Ground pin. Connect sensitive SS and VFB returns to GND at a single point.	
SW	6	6, 7	Switch node connection between high-side NFET and low-side NFET.	
VBST	7	8	Supply input for the high-side FET gate drive circuit. Connect 0.1µF capacitor between VBST and SW pins. An internal diode is connected between VREG5 and VBST.	
VIN	8	9, 10	Input voltage supply pin.	
Exposed Thermal Pad	Back side		Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Must be connected to GND.	
Exposed Thermal Pad		Back side	Thermal pad of the package. PGND power ground return of internal low-side FET. Must be soldered to achieve appropriate dissiapation.	



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	VIN, EN	-0.3	20	V
	VBST	-0.3	26	V
	VBST (10 ns transient)	-0.3	28	V
Input voltage	VBST (vs SW)	-0.3	6.5	V
	VFB, SS	-0.3	6.5	V
	SW	-2	20	V
	SW (10 ns transient)	-3	22	V
Output valtage	VREG5	-0.3	6.5	V
Output voltage	GND	-0.3	0.3	V
Voltage from GND to thermal pad, V <sub>diff</sub>		-0.2	0.2	V
Operating junction temperature, T <sub>J</sub>		-40	150	°C
Storage temperature	e, T <sub>stg</sub>	-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{\text{IN}}$	Supply input voltage range		4.5	18	V
		VBST	-0.1	24	V
		VBST (10 ns transient)	-0.1	27	V
		VBST(vs SW)	-0.1	5.7	V
		SS	-0.1	5.7	V
$V_{I}$	Input voltage range	EN	-0.1	18	V
		VFB	-0.1	5.5	V
		SW	-1.8	18	V
		SW (10 ns transient)	-3	21	V
		GND	-0.1	0.1	V
Vo	Output voltage range	VREG5	-0.1	5.7	V
Io	Output Current range	I <sub>VREG5</sub>	0	10	mA
T <sub>A</sub>	Operating free-air temperature		-40	85	°C
$T_{J}$	Operating junction temper	ature	-40	150	°C

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.4 Thermal Information

		TPS		
THERMAL METRIC <sup>(1)</sup>		DDA (SO POWERPAD)	DRC (VSON)	UNIT
		8 PINS	10 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	42.1	43.2	°C/W
R <sub>0JCtop</sub>	Junction-to-case (top) thermal resistance	50.9	53.8	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	31.8	18.2	°C/W
Ψлτ	Junction-to-top characterization parameter	5	0.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	13.5	18.3	°C/W
R <sub>0JCbot</sub>	Junction-to-case (bottom) thermal resistance	7.1	4.7	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 6.5 Electrical Characteristics

over operating free-air temperature range, V<sub>IN</sub> = 12 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT				·	
I <sub>VIN</sub>	Operating - non-switching supply current	$V_{IN}$ current, $T_A = 25$ °C, $EN = 5$ V, $V_{FB} = 0.8$ V		950	1400	μΑ
I <sub>VINSDN</sub>	Shutdown supply current	V <sub>IN</sub> current, T <sub>A</sub> = 25°C, EN = 0 V		3.0	10	μΑ
LOGIC TI	HRESHOLD				·	
V <sub>ENH</sub>	EN high-level input voltage	EN	1.6			V
$V_{ENL}$	EN low-level input voltage	EN			0.6	V
R <sub>EN</sub>	EN pin resistance to GND	V <sub>EN</sub> = 12 V	225	450	900	kΩ
V <sub>FB</sub> VOL	TAGE AND DISCHARGE RESISTANCE				·	
		$T_A = 25^{\circ}C$ , $V_O = 1.05$ V, $I_O = 10$ mA, Eco-mode <sup>TM</sup> operation		771		
$V_{FBTH}$	V <sub>FB</sub> threshold voltage	$T_A = 25$ °C, $V_O = 1.05$ V, continuous mode operation	757	765	773	mV
		$T_{A} = -40^{\circ} \text{C to } 85^{\circ} \text{C}$ , $V_{O} = 1.05 \text{V},$ continuous mode operation $^{(1)}$	751	765	779	
I <sub>VFB</sub>	V <sub>FB</sub> input current	V <sub>FB</sub> = 0.8 V, T <sub>A</sub> = 25°C		0	±0.1	μΑ
V <sub>REG5</sub> OU	JTPUT					
V <sub>VREG5</sub>	V <sub>REG5</sub> output voltage	T <sub>A</sub> = 25°C, 6.0 V < V <sub>IN</sub> < 18 V, 0 < I <sub>VREG5</sub> < 5 mA	5.2	5.5	5.7	V
$V_{LN5}$	Line regulation	6 V < V <sub>IN</sub> < 18 V, I <sub>VREG5</sub> = 5 mA			25	mV
$V_{LD5}$	Load regulation	0 mA < I <sub>VREG5</sub> < 5 mA			100	mV
I <sub>VREG5</sub>	Output current	V <sub>IN</sub> = 6 V, V <sub>REG5</sub> = 4.0 V, T <sub>A</sub> = 25°C		60		mA
MOSFET						
R <sub>DS(on)h</sub>	High side switch resistance, DDA	25°C, V <sub>BST</sub> - SW = 5.5 V		70		mΩ
R <sub>DS(on)h</sub>	High side switch resistance, DRC	25°C, V <sub>BST</sub> - SW = 5.5 V		74		mΩ
R <sub>DS(on)I</sub>	Low side switch resistance	25°C		53		mΩ
CURREN	T LIMIT		·		<b>"</b>	
I <sub>ocl</sub>	Current limit	L out = 1.5 μH <sup>(1)</sup>	4.6	5.3	6.8	Α

<sup>(1)</sup> Not production tested.




# **Electrical Characteristics (continued)**

over operating free-air temperature range,  $V_{IN} = 12 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
THERMAL	THERMAL SHUTDOWN								
_	The arrest about decree there also also	Shutdown temperature <sup>(1)</sup>		170		00			
T <sub>SDN</sub>	Thermal shutdown threshold	Hysteresis (1)		35		°C			
ON-TIME	TIMER CONTROL	·							
t <sub>ON</sub>	On time	V <sub>IN</sub> = 12 V, V <sub>O</sub> = 1.05 V		150		ns			
t <sub>OFF(MIN)</sub>	Minimum off time	$T_A = 25^{\circ}C, V_{FB} = 0.7 V$		260	310	ns			
SOFT STA	ART								
I <sub>SSC</sub>	SS charge current	V <sub>SS</sub> = 0 V	4.2	6.0	7.8	μΑ			
I <sub>SSD</sub>	SS discharge current	V <sub>SS</sub> = 1 V	0.1	0.2		mA			
UVLO	UVLO								
UVLO	LIVI O throubold	Wake up V <sub>REG5</sub> voltage	3.45	3.75	4.05	V			
UVLO	UVLO threshold	Hysteresis V <sub>REG5</sub> voltage	0.19	0.32	0.45	V			

# 6.6 Typical Characteristics

VIN = 12 V, TA = 25°C (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2011–2016, Texas Instruments Incorporated



# **Typical Characteristics (continued)**

VIN = 12 V, TA = 25°C (unless otherwise noted)



Copyright © 2011–2016, Texas Instruments Incorporated

Figure 9. Switching Frequency vs Output Current

Submit Documentation Feedback

Figure 10. VFB Voltage vs Junction Temperature




# 7 Detailed Description

#### 7.1 Overview

The TPS54428 is a 4-A synchronous step-down (buck) converter with two integrated N-channel MOSFETs. It operates using D-CAP2<sup>™</sup> mode control. The fast transient response of D-CAP2<sup>™</sup> control reduces the output capacitance required to meet a specific level of performance. Proprietary internal circuitry allows the use of low ESR output capacitors including ceramic and special polymer types.

#### 7.2 Functional Block Diagram



### 7.3 Feature Description

### 7.3.1 PWM Operation

The main control loop of the TPS54428 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2™ mode control. D-CAP2™ mode control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one shot timer expires. This one shot is set by the converter input voltage, VIN, and the output voltage, VO, to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2<sup>TM</sup> mode control.



### **Feature Description (continued)**

#### 7.3.2 PWM Frequency and Adaptive On-Time Control

TPS54428 uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The TPS54428 runs with a pseudo-constant frequency of 650 kHz by using the input voltage and output voltage to set the on-time one-shot timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage, therefore, when the duty ratio is VOUT/VIN, the frequency is constant.

#### 7.3.3 Auto-Skip Eco-Mode™ Control

The TPS54428 is designed with Auto-Skip Eco-mode<sup>TM</sup> to increase light load efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when its zero inductor current is detected. As the load current further decreases the converter run into discontinuous conduction mode. The on-time is kept almost the same as is was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. The transition point to the light load operation  $I_{OUT(LL)}$  current can be calculated in Equation 1.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(1)

#### 7.4 Device Functional Modes

#### 7.4.1 Soft Start and Pre-Biased Soft Start

The soft start function is adjustable. When the EN pin becomes high, 6-µA current begins charging the capacitor which is connected from the SS pin to GND. Smooth control of the output voltage is maintained during start up. The equation for the slow start time is shown in Equation 2. VFB voltage is 0.765 V and SS pin source current is 6-uA.

$$Tss(ms) = \frac{C6(nF) \times Vref \times 1.1}{Iss(\mu A)} = \frac{C6(nF) \times 0.765 \times 1.1}{6}$$
(2)

The TPS54428 contains a unique circuit to prevent current from being pulled from the output during startup if the output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft start becomes greater than feedback voltage  $V_{FB}$ ), the controller slowly activates synchronous rectification by starting the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-bycycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-bias output, and ensure that the out voltage (VO) starts and ramps up smoothly into regulation and the control loop is given time to transition from pre-biased start-up to normal mode operation.

#### 7.4.2 Current Protection

The output over-current protection (OCP) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored by measuring the low-side FET switch voltage between the SW pin and GND. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by Vin, Vout, the on-time and the output inductor value. During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current lout. The TPS54428 constantly monitors the low-side FET switch voltage, which is proportional to the switch current, during the low-side on-time. If the measured voltage is above the voltage proportional to the current limit, an internal counter is incremented per each SW cycle and the converter maintains the low-side switch on until the measured voltage is below the voltage corresponding to the current limit at which time the switching cycle is terminated and a new switching cycle begins. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner. If the over current condition exists for 7 consecutive switching cycles, the internal OCL threshold is set to a lower level, reducing the available output current. When a switching cycle occurs where the switch current is not above the lower OCL threshold, the counter is reset and the OCL limit is returned to the higher value.



### **Device Functional Modes (continued)**

There are some important considerations for this type of over-current protection. The load current one half of the peak-to-peak inductor current is higher than the over-current threshold also when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. This may cause the output voltage to fall. When the over current condition is removed, the output voltage returns to the regulated value. This protection is non-latching.

#### 7.4.3 UVLO Protection

Undervoltage lock out protection (UVLO) monitors the voltage of the VREG5 pin. When the VREG5 voltage is lower than UVLO threshold voltage, the TPS54428 is shut off. This protection is non-latching.

#### 7.4.4 Thermal Shutdown

TPS54428 monitors the temperature of itself. If the temperature exceeds the threshold value (typically 170°C), the device is shut off. This is non-latch protection.

Product Folder Links: TPS54428

Copyright © 2011-2016, Texas Instruments Incorporated



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS54428 is designed to provide up to 4-A output current from an input voltage source of 4.5 V to 17 V. The output voltage range is from 0.76 V to 6 V.

# 8.2 Typical Application




Figure 11. Schematic Diagram for This Design Example

#### 8.2.1 Design Requirements

To begin the design process, you must know a few application parameters:

- · Input voltage range
- Output voltage
- Output current
- · Output voltage ripple
- Input voltage ripple

**Table 1. Performance Specifications Summary** 

SPECIFICATIONS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range (V <sub>IN</sub> )		4.5	12	18	V
Output voltage (V <sub>OUT</sub> )			1.05		V
Operating frequency	V <sub>IN</sub> = 12 V, I <sub>OUT</sub> = 2 A		650		kHz
Output current range		0		4	Α
Line regulation	I <sub>O</sub> = 2.5 A		± 0.33%		



### **Typical Application (continued)**

**Table 1. Performance Specifications Summary (continued)** 

SPECIFICATIONS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Load regulation	V <sub>IN</sub> = 12 V		+0.9/– 0.1%		
Overcurrent limit	V <sub>IN</sub> = 12 V, L = 1.5 μH	4.6	5.3	6.8	Α
Output ripple voltage	V <sub>IN</sub> = 12 V, I <sub>OUT</sub> = 4A		15		$mV_PP$
Maximum efficiency	V <sub>IN</sub> = 5 V, I <sub>OUT</sub> = 0.7 A		88%		

# 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFB pin. It is recommended to use 1% tolerance or better divider resistors. Start by using Equation 3 to calculate  $V_{OUT}$ .

To improve efficiency at very light loads consider using larger value resistors, too high of resistance will be more susceptible to noise and voltage errors from the VFB input current will be more noticeable.

$$V_{OUT} = 0.765 \times \left(1 + \frac{R1}{R2}\right) \tag{3}$$

#### 8.2.2.2 Output Filter Selection

The output filter used with the TPS54428 is an LC circuit. This LC filter has double pole at:

$$F_{P} = \frac{1}{2\pi \sqrt{L_{OUT} \times C_{OUT}}}$$
(4)

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS54428. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a −40 dB per decade rate and the phase drops rapidly. D-CAP2™ introduces a high frequency zero that reduces the gain roll off to −20 dB per decade and increases the phase to 90 degrees one decade above the zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole of Equation 4 is located below the high frequency zero but close enough that the phase boost provided be the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 2.

**Table 2. Recommended Component Values** 

Output Voltage (V)	R1 (kΩ)	R2 (kΩ)	C4 (pF) <sup>(1)</sup>	L1 (µH)	C8 + C9 (µF)
1	6.81	22.1		1.5	22 - 68
1.05	8.25	22.1		1.5	22 - 68
1.2	12.7	22.1		1.5	22 - 68
1.5	21.5	22.1		1.5	22 - 68
1.8	30.1	22.1	5 - 22	2.2	22 - 68
2.5	49.9	22.1	5 - 22	2.2	22 - 68
3.3	73.2	22.1	5 - 22	2.2	22 - 68
5	124	22.1	5 - 22	3.3	22 - 68
6.5	165	22.1	5 - 22	3.3	22 - 68

Optional

For higher output voltages at or above 1.8 V, additional phase boost can be achieved by adding a feed forward capacitor (C4) in parallel with R1

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 5, Equation 6 and Equation 7. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current. Use 650 kHz for  $f_{\text{SW}}$ .



Use 650 kHz for f<sub>SW</sub>. Make sure the chosen inductor is rated for the peak current of Equation 6 and the RMS current of Equation 7.

$$II_{P-P} = \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{L_{O} \times f_{SW}}$$
(5)

$$II_{PEAK} = I_O + \frac{II_{P-P}}{2} \tag{6}$$

$$I_{LO(RMS)} = \sqrt{I_O^2 + \frac{1}{12} II_{P-P}^2}$$
 (7)

For this design example, the calculated peak current is 4.51 A and the calculated RMS current is 4.01 A. The inductor used is a TDK SPM6530-1R5M100 with a peak current rating of 11.5 A and an RMS current rating of 11 A

The capacitor value and ESR determines the amount of output voltage ripple. The TPS54428 is intended for use with ceramic or other low ESR capacitors. Recommended values range from 22µF to 68µF. Use Equation 8 to determine the required RMS current rating for the output capacitor.

$$I_{CO(RMS)} = \frac{V_{Ox} \times (V_{IN} - V_{OUT})}{\sqrt{12} \times V_{IN} \times L_{O} \times f_{SW}}$$
(8)

For this design two TDK C3216X5R0J226M 22 $\mu$ F output capacitors are used. The typical ESR is 2 m $\Omega$  each. The calculated RMS current is 0.286A and each output capacitor is rated for 4A.

#### 8.2.2.3 Input Capacitor Selection

The TPS54428 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A ceramic capacitor over  $10\mu F$  is recommended for the decoupling capacitor. An additional 0.1  $\mu F$  capacitor from pin 8 to ground is optional to provide additional frequency filtering. The capacitor voltage rating needs to be greater than the maximum input voltage.

#### 8.2.2.4 Bootstrap Capacitor Selection


A 0.1-µF ceramic capacitor must be connected between the VBST to SW pin for proper operation. It is recommended to use a ceramic capacitor.

#### 8.2.2.5 VREG5 Capacitor Selection

A 1- $\mu F$  ceramic capacitor must be connected between the VREG5 to GND pin for proper operation. It is recommended to use a ceramic capacitor

# TEXAS INSTRUMENTS


# 8.2.3 Application Curves



Submit Documentation Feedback

Copyright © 2011–2016, Texas Instruments Incorporated





# 9 Power Supply Recommendations

The TPS54428 is designed to operate from input supply voltage in the range of 4.5 V to 18 V.

Buck converters require the input voltage to be higher than the output voltage for proper operation. The maximum recommended operating duty cycle is 65%. Using that criteria, the minimum recommended input voltage is  $V_{\rm O}$  / 0.65.

# 10 Layout

# 10.1 Layout Guidelines

- 1. Keep the input switching current loop as small as possible.
- 2. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and inductance and to minimize radiated emissions. Kelvin connections should be brought from the output to the feedback pin of the device.
- 3. Keep analog and non-switching components away from switching components.
- 4. Make a single point connection from the signal ground to power ground.
- 5. Do not allow switching current to flow under the device.
- 6. Keep the pattern lines for VIN and PGND broad.
- 7. Exposed pad of device must be connected to PGND with solder.
- 8. VREG5 capacitor should be placed near the device, and connected PGND.
- 9. Output capacitor should be connected to a broad pattern of the PGND.
- Voltage feedback loop should be as short as possible, and preferably with ground shield.
- 11. Lower resistor of the voltage divider which is connected to the VFB pin should be tied to SGND.
- 12. Providing sufficient vias for VIN, SW and PGND connection.
- 13. PCB pattern for VIN, SW, and PGND should be as broad as possible.
- 14. VIN Capacitor should be placed as near as possible to the device.
- 15. The TPS54428 can supply relatively large current up to 4A. So heat dissipation may be a concern. The top-side area adjacent to the TPS54428 should be filled with ground as much as possible to dissipate heat.
- 16. The bottom-side area directly below the IC should a dedicated ground area. It should be directly connected to the thermal pad using vias as shown. The ground area should be as large as practical. Additional internal layers can be dedicated as ground planes and connected to vias as well.



#### 10.2 Layout Examples





Figure 20. TPS54428 Layout for the DDA Package



VIA to Ground Plane

Figure 21. PCB Layout for the DRC Package



#### 10.3 Thermal Considerations

This 8-pin DDA package incorporates an exposed thermal pad that is designed to be directly to an external heatsink. The thermal pad must be soldered directly to the printed board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heartsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the exposed thermal pad and how to use the advantage of its heat dissipating abilities, refer to *Technical Brief, PowerPAD™ Thermally Enhanced Package*, SLMA002 and *Application Brief, PowerPAD™ Made Easy*, SLMA004.

The exposed thermal pad dimensions for the DDA package are shown in Figure 22.




Figure 22. Thermal Pad Dimensions



# 11 Device and Documentation Support

#### 11.1 Documentation Support

Technical Brief, PowerPAD™ Thermally Enhanced Package, SLMA002

Application Brief, PowerPAD™ Made Easy, SLMA004.

#### 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

D-CAP2, E2E are trademarks of Texas Instruments. Blu-ray Disc is a trademark of Blu-ray Disc Association. All other trademarks are the property of their respective owners.

#### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





1-Mar-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54428DDA	ACTIVE	SO PowerPAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-2-260C-1 YEAR	-40 to 85	54428	Samples
TPS54428DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-2-260C-1 YEAR	-40 to 85	54428	Samples
TPS54428DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	54428	Samples
TPS54428DRCT	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	54428	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

1-Mar-2017

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Dec-2018

# TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54428DDAR	SO Power PAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
TPS54428DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS54428DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 13-Dec-2018



#### \*All dimensions are nominal

7 III GITTIOTOTOTO GEO TIOTTIITGI								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS54428DDAR	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0	
TPS54428DRCR	VSON	DRC	10	3000	367.0	367.0	35.0	
TPS54428DRCT	VSON	DRC	10	250	210.0	185.0	35.0	



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4202561/G



# DDA (R-PDSO-G8)

# PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



# DDA (R-PDSO-G8)


# PowerPAD™ PLASTIC SMALL OUTLINE

#### THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. <a href="SLMA002">SLMA002</a> and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. <a href="SLMA004">SLMA004</a>. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters



# DDA (R-PDSO-G8)

# PowerPAD™ PLASTIC SMALL OUTLINE




#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. <u>SLMA002</u>, <u>SLMA004</u>, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204102-3/M





PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

