

SLVS801E - DECEMBER 2007 - REVISED APRIL 2013

# WLED DRIVER FOR NOTEBOOK DISPLAY

Check for Samples: TPS61180/1/2

### **FEATURES**

- 5 V to 24 V Input Voltage
- Integrated 1.5 A 40 V MOSFET
- 1.0 MHz/1.3 MHz Switching Frequency
- Boost Output Auto-Adaptive to WLED Voltages
- Small External Components
- Integrated Loop Compensation
- Six Current Sink of 25 mA
- Up to 10 WLED in Series
- Less Than 3% Current Matching and Accuracy
- Up to 1000:1 PWM Brightness DImming Range
- Minimized Output Ripple Under PWM Dimming

- Driver for Input/Output Isolation PFET
- True Shutdown
- Over Voltage Protection
- WLED Open/Short Protection
- Built-in Soft Start
- 16L 3 mm×3 mm QFN

## **APPLICATIONS**

- Notebook LCD Display Backlight
- UMPC LCD Display Backlight
- Backlight for Media Form Factor LCD display

# DESCRIPTION

The TPS61180/1/2 ICs provide highly integrated solutions for media size LCD backlight. These devices have a built-in high efficiency boost regulator with integrated 1.5A/40V power MOSFET. The six current sink regulators provide high precision current regulation and matching. In total, the device can support up to 60 WLED. In addition, the boost output automatically adjusts its voltage to the WLED forward voltage to improve efficiency.

The devices support pulse width modulation (PWM) brightness dimming. During dimming, the WLED current is turned on/off at the duty cycle and frequency determined by the PWM signal input on the DCRTL pin. One potential issue of PWM dimming is audible noises from the output ceramic capacitors. The TPS61180/1/2 family is designed to minimize this output AC ripple across a wide dimming duty cycle and frequency range; therefore, reducing the audible noise.

The TPS61180/1/2 ICs provide a driver output for an external PFET connected between the input and inductor. During short circuit or over-current conditions, the ICs turn off the external PFET and disconnect the battery from the WLEDs. The PFET is also turned off during IC shutdown (true shutdown) to prevent any leakage current of the battery. The device also integrates over-voltage protection, soft-start and thermal shutdown.

The TPS61180 IC requires external 3.3V IC supply, while TPS61181 and TPS61182 ICs have a built-in linear regulator for the IC supply. All the devices are in a 3×3 mm QFN package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




### SLVS801E - DECEMBER 2007 - REVISED APRIL 2013

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.






| PACKAGE     | IC SUPPLY      | SWITCHING FREQUENCY<br>(TYP) | PACKAGE MARKING |
|-------------|----------------|------------------------------|-----------------|
| TPS61180RTE | External 3.3 V | 1.0 MHz                      | CCG             |
| TPS61181RTE | Built-in LDO   | 1.0 MHz                      | ССН             |
| TPS61182RTE | Built-in LDO   | 1.3 MHz                      | CCI             |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



## PINOUT




#### **TERMINAL FUNCTIONS**

| TER                   | ERMINAL I/O            |   | DESCRIPTION  |
|-----------------------|------------------------|---|--|
| NO.                   | NAME                   |   |  |
| 1                     | PGND                   | I | Power ground of the IC. Internally, it connects to the source of the PWM switch.   |
| 2                     | SW                     | I | This pin connects to the drain of the internal PWM switch, external Schottky diode and inductor.   |
| 3                     | V <sub>BAT</sub>       | I | This pin is connected to the battery supply. It provides the pull-up voltage for the Fault pin and battery voltage signal. For TPS61181/2, this is also the input to the internal LDO.       |
| 4                     | Vo                     | 0 | This pin monitors the output of the boost regulator. Connect this pin to the anode of the WLED strings.  |
| 5                     | ISET                   | I | The resistor on this pin programs the WLED output current.   |
| 6                     | Cin                    | Ι | Supply voltage of the IC. For TPS61181/2, it is the output of the internal LDO. Connect 0.1 µF bypass capacitor to this pin. For TPS61180, connect an external 3.3 V supply to power the IC. |
| 7, 8, 9<br>12, 13, 14 | IFB1-IFB3<br>IFB4-IFB6 | I | Current sink regulation inputs. They are connected to the cathode of WLEDs. The PWM loop regulates the lowest $V_{IFB}$ to 400 mV. Each channel is limited to 25 mA current.                 |
| 10                    | GND                    | I | Signal ground of the IC.   |
| 11                    | DCTRL                  | I | Dimming control logic input. The dimming frequency range is 100 Hz to 1 kHz.   |
| 15                    | EN                     | I | The enable pin to the IC. For TPS61181/2, a logic high signal turns on the internal LDO and enables the IC. Therefore, do not connect the EN pin to the Cin pin.                             |
| 16                    | Fault                  | I | Gate driver output for an external PFET used for fault protection. It can also be used as signal output for system fault report.   |



## FUNCTIONAL BLOCK DIAGRAM



# **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

|   | VALUE                        | UNIT |
|---|------------------------------|------|
| Voltages on pin V <sub>BAT</sub> and Fault <sup>(2)</sup> | -0.3 to 24                   | V    |
| Voltage on pin Cin <sup>(2)</sup>                         | -0.3 to 3.6                  | V    |
| Voltage on pin SW and V $_{\rm O}$ $^{(2)}$               | -0.3 to 40                   | V    |
| Voltage on pin IFB1 to IFB6 <sup>(2)</sup>                | -0.3 to 20                   | V    |
| Voltage on all other pins (2)                             | -0.3 to 7                    | V    |
| Continuous power dissipation                              | See Dissipation Rating Table |      |
| Operating junction temperature range                      | -40 to 150                   | °C   |
| Storage temperature range                                 | –65 to 150                   | °C   |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

### **DISSIPATION RATINGS**

| PACKAGE                        | R <sub>θJA</sub> | T <sub>A</sub> ≤ 25°C<br>POWER RATING | T <sub>A</sub> = 70°C<br>POWER RATING | T <sub>A</sub> = 85°C<br>POWER RATING |
|--------------------------------|------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| TPS61180/1/2RTE <sup>(1)</sup> | 270°C/W          | 370 mW                                | 204 mW                                | 148 mW                                |
| TPS61180/1/2RTE <sup>(2)</sup> | 48.7°C/W         | 2.05 W                                | 1.13 W                                | 821 mW                                |

(1) The JEDEC low-K (1s) board used to derive this data was a 3inx3in, two-layer board with 2-ounce copper traces on top of the board.

(2) The JEDEC high-K (2s2p) board used to derive this data was a 3in×3in, multilayer board with 1-ounce internal power and ground.

## **RECOMMENDED OPERATING CONDITIONS**

|                  |                                | MIN | ΤΥΡ ΜΑΧ | UNIT |
|------------------|--------------------------------|-----|---------|------|
| V <sub>bat</sub> | Battery input voltage range    | 5.0 | 24      | l V  |
| Cin              | IC supply voltage range        | 2.7 | 3.6     | 6 V  |
| Vo               | Output voltage range           | Vin | 38      | 8 V  |
| L                | Inductor                       | 4.7 | 10      | ) µH |
| CI               | Input capacitor                | 1   |         | μF   |
| Co               | Output capacitor               | 2.2 | 10      | ) µF |
| F <sub>PWM</sub> | PWM dimming frequency          | 0.1 | 1       | kHz  |
| T <sub>A</sub>   | Operating ambient temperature  | -40 | 85      | 5 °C |
| TJ               | Operating junction temperature | -40 | 125     | 5 °C |

# **ELECTRICAL CHARACTERISTICS**

 $V_{BAT}$  = 10.8 V, 0.1 µF at Cin, EN = Logic High, IFB current = 15m A, IFB voltage = 500 mV,  $T_A$  = -40°C to 85°C, typical values are at  $T_A$  = 25°C (unless otherwise noted)

| PARAMETER             |  | TEST CONDITI                          | ONS        | MIN   | TYP   | MAX   | UNIT |
|-----------------------|--|---------------------------------------|------------|-------|-------|-------|------|
| SUPPLY C              | URRENT   |                                       |            |       |       | ·     |      |
| V <sub>BAT</sub>      | Battery input voltage range                            |                                       |            | 5.0   |       | 24    | V    |
| V <sub>cc</sub>       | IC supply voltage range                                | TPS61180 only                         | 2.7        | 3.15  | 3.6   | V     |      |
| V <sub>cin</sub>      | Cin pin output voltage                                 | TPS61181/TPS61182 only                |            |       | 3.15  | 3.6   | V    |
| 1                     | Operating guidescent surrent into V                    | Device enable, switching              | TPS61180   |       |       | 1     | ~ ^  |
| I <sub>q_bat</sub>    | Operating quiescent current into $V_{BAT}$             | no load, Vin = 24 V                   | TPS61181/2 |       |       | 3     | mA   |
| I <sub>q_Vcc</sub>    | Operating quiescent current into Cin pin               | TPS61180 only                         |            |       |       | 2     | mA   |
| I <sub>Q_sw</sub>     | Operating quiescent current into V <sub>O</sub>        | V <sub>O</sub> = 35V                  |            |       |       | 50    | μA   |
| I <sub>SD</sub>       | Shutdown current                                       | EN=GND                                |            |       | 2     | 18    | μA   |
| V <sub>cc_UVLO</sub>  | Cin pin under-voltage lockout threshold                | TPS61180 only                         |            |       | 2.2   | 2.4   | V    |
| V <sub>bat_UVLO</sub> | V <sub>BAT</sub> under-voltage lockout threshold       | When Vin ramp down                    |            |       | 4.2   | 4.5   | V    |
| V <sub>bat_hys</sub>  | V <sub>BAT</sub> under-voltage lockout hysteresis      | When Vin ramp up                      |            | 300   |       | mV    |      |
| EN AND DO             | CTRL   | 1                                     |            |       |       | 1     |      |
| V <sub>H</sub>        | Logic high voltage                                     |                                       |            | 1.2   |       |       | V    |
| VL                    | Logic low voltage                                      |                                       |            |       |       | 0.4   | V    |
| R <sub>PD</sub>       | Pull down resistor on both pins                        |                                       |            | 400   | 800   | 1600  | kΩ   |
| -                     |  | EN high to low TPS61180/1<br>TPS61182 |            | 27    |       | 37    |      |
| T <sub>SD</sub>       | EN pulse width to shutdown                             |                                       |            | 21    |       | 28    | ms   |
| CURRENT               | REGULATION   |                                       |            |       |       | 1     |      |
| VISET                 | ISET pin voltage                                       |                                       |            | 1.204 | 1.229 | 1.253 | V    |
| K <sub>ISET</sub>     | Current multiple lout/ISET                             | ISET current = 15 µA and              | 25 µA      | 970   | 1000  | 1030  |      |
| IFB                   | Current accuracy                                       | Riset = 62K                           |            | 19.4  | 20    | 20.6  | mA   |
| K <sub>m</sub>        | (I <sub>max</sub> –I <sub>min</sub> )/I <sub>AVG</sub> | ISET current = 15 µA and              | 25 µA      |       | 1     | 2.5   | %    |
| l <sub>leak</sub>     | IFB pin leakage current                                | IFB voltage = 20 V on all p           | pins       |       |       | 3     | μA   |
| IIFB MAX              | Current sink max output current                        | IFB = 425 mV                          |            | 25    |       |       | mA   |
| BOOST OU              | ITPUT REGULATION                                       |                                       |            |       |       |       |      |
| V <sub>IFB_L</sub>    | V <sub>O</sub> dial up threshold                       | Measured on V <sub>IFB</sub> (min)    |            |       | 400   |       | mV   |
| V <sub>IFB_H</sub>    | V <sub>O</sub> dial down threshold                     | Measured on V <sub>IFB</sub> (min)    |            |       | 700   |       | mV   |
| V <sub>reg_L</sub>    | Min Vout regulation voltage                            |                                       |            |       |       | 16    | V    |
| V <sub>o_step</sub>   | V <sub>O</sub> stepping voltage                        |                                       |            |       | 100   | 150   | mV   |
| POWER SV              |  | !                                     |            | 4     |       | ļ     |      |
| R <sub>PWM SW</sub>   | PWM FET on-resistance                                  | V <sub>CC</sub> = 3.3 V for TPS61180  | )          |       | 0.2   | 0.45  | Ω    |
| R <sub>start</sub>    | Start up charging resistance                           | $V_{\Omega} = 0 V$                    |            | 100   |       | 300   | Ω    |

Copyright © 2007–2013, Texas Instruments Incorporated



www.ti.com

# **ELECTRICAL CHARACTERISTICS (continued)**

 $V_{BAT}$  = 10.8 V, 0.1 µF at Cin, EN = Logic High, IFB current = 15m A, IFB voltage = 500 mV,  $T_A$  = -40°C to 85°C, typical values are at  $T_A$  = 25°C (unless otherwise noted)

|                         | PARAMETER                                     | TEST CONDITIONS  | MIN | TYP | MAX | UNIT   |
|-------------------------|---|--|-----|-----|-----|--------|
| V <sub>start_r</sub>    | Isolation FET start up threshold              | V <sub>IN</sub> –V <sub>O</sub> , V <sub>O</sub> ramp up           |     | 1.2 | 2   | V      |
| I <sub>LN_NFET</sub>    | PWM FET leakage current                       | $V_{SW} = 35 V, T_A = 25^{\circ}C$                                 |     |     | 1   | μA     |
| OSCILLAT                | OR  |  |     |     |     |        |
| 4                       |   | TPS61182   | 1.2 | 1.3 | 1.5 | MHz    |
| f <sub>S</sub>          | Oscillator frequency                          | TPS61180/1   | 0.9 | 1.0 | 1.2 | IVITIZ |
| D <sub>max</sub>        | Maximum duty cycle                            | IFB = 0 V  | 85  | 94  |     | %      |
| <b></b>                 | Mediana data sada                             | TPS61182   |     |     | 8   | 0/     |
| D <sub>min</sub>        | Minimum duty cycle                            | TPS61180/1   |     |     | 7   | %      |
| OS, SC, O               | /P AND SS                                     |  |     |     |     |        |
| I <sub>LIM</sub>        | N-Channel MOSFET current limit                | D = D <sub>max</sub>   | 1.5 |     | 3   | А      |
| Vovp                    | V <sub>O</sub> overvoltage threshold          | Measured on the V <sub>O</sub> pin                                 | 38  | 39  | 40  | V      |
| V <sub>ovp_IFB</sub>    | IFB overvoltage threshold                     | Measured on the IFBx pin   | 15  | 17  | 20  | V      |
| V <sub>sc</sub>         | Short circuit detection threshold             | V <sub>IN</sub> -V <sub>O</sub> , V <sub>O</sub> ramp down         |     | 1.7 | 2.5 | V      |
| V <sub>sc_dly</sub>     | Short circuit detection delay during start up |  |     | 32  |     | ms     |
| V <sub>IFB_nouse</sub>  | IFB no use detection threshold                | TPS61180 Only  |     | 0.6 |     | V      |
| Fault OUT               | PUT   | -  |     |     | ,   |        |
| V <sub>fault_high</sub> | Fault high voltage                            | Measured as V <sub>bat</sub> -V <sub>Fault</sub>                   |     | 0.1 |     | V      |
| V <sub>fault_low</sub>  | Fault low voltage                             | Measured as $V_{bat}$ -V <sub>Fault</sub> , sink 0.1mA, Vin = 15 V | 6   | 8   | 10  | V      |
| THERMAL                 | SHUTDOWN                                      |  |     |     |     |        |
| T <sub>shutdown</sub>   | Thermal shutdown threshold                    |  |     | 160 |     | °C     |
| T <sub>hysteresis</sub> | Thermal shutdown threshold hysteresis         |  |     | 15  |     | °C     |
|                         |   |  |     |     |     |        |





# TPS61180/1/2

SLVS801E - DECEMBER 2007 - REVISED APRIL 2013

| Table of Graphs              |  | Figure    |
|------------------------------|--|-----------|
| Load Efficiency TPS61181     | V <sub>bat</sub> = 11V; V <sub>O</sub> =28.8V, 23.2V and 17.6V; L=4.7uH                              | Figure 2  |
| Load Efficiency TPS61181     | V <sub>bat</sub> = 11V; V <sub>O</sub> =36.2V and 31.6V; L=4.7uH                                     | Figure 3  |
| Load Efficiency TPS61181     | V <sub>bat</sub> = 11V; V <sub>O</sub> =28.8V; L=4.7uH, L=10uH                                       | Figure 4  |
| Load Efficiency TPS61181     | V <sub>bat</sub> = 7V, 11V and 19V; V <sub>O</sub> =28.8V; L=4.7uH                                   | Figure 5  |
| PWM Dimming Efficiency       | $V_{bat}$ = 7V, 11V and 19V; $V_{O}$ =28.8V; $I_{set}$ = 20µA; PWM Freq = 200Hz                      | Figure 6  |
| PWM Dimming Efficiency       | $V_{bat}$ = 7V, 11V and 19V; $V_{O}$ =36.2V; $I_{set}$ = 20µA; PWM Freq = 200Hz                      | Figure 7  |
| Dimming Linearity            | V <sub>bat</sub> = 11V; V <sub>O</sub> =28.8V; I <sub>set</sub> = 20µA; PWM Freq = 1kHz              | Figure 8  |
| Dimming Linearity            | V <sub>bat</sub> = 11V; V <sub>O</sub> =28.8V; I <sub>set</sub> = 20µA; PWM Freq = 200Hz             | Figure 9  |
| Output Ripple                | V <sub>O</sub> =28.8V; I <sub>set</sub> = 20µA; PWM Freq = 200Hz; Duty = 50%                         | Figure 10 |
| Switching Waveform           | V <sub>bat</sub> = 11V; I <sub>set</sub> = 20µA  | Figure 11 |
| Output Ripple at PWM Dimming | V <sub>bat</sub> = 11V; I <sub>set</sub> = 20µA; PWM Freq = 200Hz; Duty = 50%; C <sub>O</sub> =4.7µF | Figure 12 |
| Short Circuit Protection     | V <sub>bat</sub> = 11V; I <sub>set</sub> = 20µA  | Figure 13 |
| Open WLED Protection         | V <sub>bat</sub> = 11V; I <sub>set</sub> = 20µA  | Figure 14 |
| Startup Waveform             | V <sub>bat</sub> = 11V; I <sub>set</sub> = 20µA  | Figure 15 |

# TYPICAL CHARACTERISTICS









#### SLVS801E - DECEMBER 2007 - REVISED APRIL 2013

www.ti.com






SLVS801E - DECEMBER 2007 - REVISED APRIL 2013



TEXAS INSTRUMENTS





#### SLVS801E – DECEMBER 2007 – REVISED APRIL 2013

### DETAILED DESCRIPTION

Recently, WLEDs have gained popularity as an alternative to CCFL for backlighting media size LCD displays. The advantages of WLEDs are power efficiency and low profile design. Due to the large number of WLEDs, they are often arranged in series and parallel, and powered by a boost regulator with multiple current sink regulators. Having more WLEDs in series reduces the number of parallel strings and therefore improves overall current matching. However, the efficiency of the boost regulator declines due to the need for high output voltage. Also, there have to be enough WLEDs in series to ensure the output voltage stays above the input voltage range. Otherwise, a buck-boost (for example, SEPIC) power converter has to be adopted which could be more expensive and complicated.

The TPS61180/1/2 family of ICs have integrated all the key function blocks to power and control up to 60 WLEDs. The devices include a 40V/1.5A boost regulator, six 25mA current sink regulators and protection circuit for over-current, over-voltage and short circuit failures. The key advantages of the devices are small solution size, low output AC ripple during PWM dimming control, and the capability to isolate the input and output during fault conditions.

### SUPPLY VOLTAGE

The TPS61181/2 ICs have built-in LDO linear regulator to supply the IC analog and logic circuit. The LDO is powered up when the EN pin is high. The output of the LDO is connected to the Cin pin. A  $0.1\mu$ F bypass capacitor is required for LDO's stable operation. Do not connect the Cin pin to the EN pin because this prevents the IC from starting up. In addition, avoid connecting the Cin pin to any other circuit as this could introduce noise into the IC supply voltage.

The TPS61180 has no built-in LDO linear regulator, and therefore requires an external supply voltage in the range of 2.7V to 3.6V connected to the Cin pin. The benefit of using external supply is to reduce the power losses incurred by the LDO as it provides the IC supply current. This loss could become a significant percentage of total output power under light load condition. The Cin pin has 2.2V (typical) under-voltage lock out which turns off the IC when the Cin pin voltage is below this threshold.

The voltage on the V<sub>BAT</sub> pin is the reference for the pull-up circuit of the Fault pin. In addition, it also serves as the input signal to the short circuit protection. For TPS61181/2 ICs, the V<sub>BAT</sub> connects to the input of the internal LDO, and powers the IC. There is an under-voltage lockout on the V<sub>BAT</sub> pin which disables the IC when its voltage reduces to 4.2V (Typical). The IC restarts when the V<sub>BAT</sub> pin voltage recovers by 300mV.

### **BOOST REGULATOR**

The boost regulator is controlled by current mode PWM, and loop compensation is integrated inside the IC. The internal compensation ensures stable output over the full input and output voltage range. The TPS61180/1 switches at 1.0MHz, and the TPS61182 switches at 1.3MHz. The switching frequencies of the two devices, including their tolerance, due not over-lap. Therefore, in the unlikely event that one device creates electromagnetic inference to the system; the other device, switching at a different frequency, can provide an alternative solution.

The output voltage of the boost regulator is automatically set by the IC to minimize the voltage drop across the IFB pins. The IC automatically regulates the lowest IFB pin to 400mV, and consistently adjusts the boost output voltage to account for any changes of the LED forward voltages.

When the output voltage is too close to the input, the boost regulator may not be able to regulate the output due to the limitation of minimum duty cycle. In this case, increase the number of WLED in series or include series ballast resistors in order to provide enough headroom for the boost operation.

The TPS61180/1/2 boost regulators cannot regulate their outputs to voltages below 15V.

Copyright © 2007–2013, Texas Instruments Incorporated

12

### CURRENT PROGRAM AND PWM DIMMING

The six current sink regulators can each provide maximum 25mA. The IFB current must be programmed to highest WLED current expected using the ISET pin resistor and the following Equation 1.

$$I_{FB} = K_{ISET} \frac{V_{ISET}}{R_{ISET}}$$

Where

 $K_{ISET}$  = Current multiple (1000 typical) V<sub>ISET</sub> = ISET pin voltage (1.229 V typical)

RISET = ISET pin resistor

The TPS61180/1/2 ICs have built-in precise current sink regulator. The current matching among 6 current sinks is below 2.5%. This means the differential value between the maximum and minimum current of the six current sinks divided by the average current of the six is less than 2.5%.

The WLED brightness is controlled by the PWM signal on the DCTRL pin. The frequency and duty cycle of the DCTRL signal is replicated on the IFB pin current. Keep the dimming frequency in the range of 100Hz to 1kHz to avoid screen flickering and maintain dimming linearity. Screen flickering may occur if the dimming frequency is below the range. The minimum achievable duty cycle increases with the dimming frequency. For example, while a 0.1% dimming duty cycle, giving a 1000:1 dimming range, is achievable at 100 Hz dimming frequency, only 1% duty cycle, giving a 100:1 dimming range, is achievable with a 1 KHz dimming frequency, and 5% dimming duty cycle is achievable with 5KHz dimming frequency. The device could work at high dimming frequency like 20 KHz, but only 15% duty cycle could be achievable. The TPS61180/1/2 ICs are designed to minimize the AC ripple on the output capacitor during PWM dimming. Careful passive component selection is also critical to minimize AC ripple on the output capacitor. See APPLICATION INFORMATION for more information.

### **ENABLE AND START UP**

A logic high signal on the EN pin turns on the IC. For the TPS61181/2 ICs, taking EN high turns on the internal LDO linear regulator which provides supply IC current. For all devices, an internal resistor R<sub>start</sub> (start up charging resistor) is connected between the V<sub>BAT</sub> pin and V<sub>O</sub> pin to charge the output capacitor toward Vin. The Fault pin outputs high during this time, and thus the external isolation PFET is turned off. Once the Vo pin voltage is within 2 V (isolation FET start up threshold) of the V<sub>BAT</sub> pin voltage, R<sub>start</sub> is open, and the Fault pin pulls down the gate of the PFET and connects the V<sub>BAT</sub> voltage to the boost regulator. This operation is to prevent the in-rush current due to charging the output capacitor.

Once the isolation FET is turned on, the IC starts the PWM switching to raise the output voltage above V<sub>BAT</sub>. Soft-start is implemented by gradually ramping up the reference voltage of the error amplifier to prevent voltage over-shoot and in-rush current. See the start-up waveform of a typical example, Figure 15.

Pulling the EN pin low for 32ms (typical) shuts down the IC, resulting in the IC consuming less than 50µA in the shutdown mode.

# **OVER-CURRENT, OVER-VOLTAGE AND SHORT-CIRCUIT PROTECTION**

The TPS61180/1/2 family has pulse by pulse over-current limit of 1.5A (min). The PWM switch turns off when the inductor current reaches this current threshold. The PWM switch remains off until the beginning of the next switching cycle. This protects the IC and external component under over-load conditions. When there is sustained over-current condition for more than 16ms (under 100% dimming duty cycle), the IC turns off and requires PER or the EN pin toggling to restart.

Under severe over-load and/or short circuit conditions, the Vo pin can be pulled below the input (VBAT pin). Under this condition, the current can follow directly from input to output through the inductor and Schottky diode. Turning off the PWM switch alone does not limit current anymore. In this case, the TPS61180/1/2 ICs detect the output voltage is 1V (short circuit detection threshold) below the input voltage, turns off the isolation FET, and shuts down the IC. The IC restarts after input power-on reset (V<sub>BAT</sub> POR) or EN pin logic toggling.

During the IC start up, if there is short circuit condition on the boost converter output, the output capacitor will not be charged to within 2V of V<sub>BAT</sub> through R<sub>start</sub>. After 32ms (short circuit detection delay during start up), the IC shuts down and does not restart until there is V<sub>BAT</sub> POR or EN pin toggling. The isolation FET is never turned on under the condition.

www.ti.com

(1)



For the TPS61181/2 ICs, if one of the WLED strings is open, the boost output rises to over-voltage threshold (39V typical). The IC detects the open WLED string by sensing no current in the corresponding IFB pin. As a result, the IC removes the open IFB pin from the voltage feedback loop. Subsequently, the output voltage drops down and is regulated to a voltage for the connected WLED strings. The IFB current of the connected WLED string keeps in regulation during the whole transition. The IC only shuts down if it detects that all of the WLED strings are open.

For the TPS61180, if the IC detects any open WLED string, the IC shuts down and remains off until there is V<sub>BAT</sub> POR or EN pin toggling.

For all the devices, if the over-voltage threshold is reached, but the current sensed on the IFB pin is below the regulation target, the IC regulates the boost output at the over-voltage threshold. This operation could occur when the WLED is turned on under cold temperature, and the forward voltages of the WLEDs exceed the over-voltage threshold. Maintaining the WLED current allows the WLED to warm up and their forward voltages to drop below the over-voltage threshold.

For the TPS61181/2 ICs, if any IFB pin voltage exceeds IFB over-voltage threshold (17V typical), the IC turns off the corresponding current sink and removes this IFB pin from V<sub>O</sub> regulation loop. The remaining IFB pins' current regulation is not affected. This condition often occurs when there are several shorted WLEDs in one string. WLED mismatch typically does not create such large voltage difference among WLED strings.

For the TPS61180 IC, if any IFB pin voltage exceeds IFB over-voltage threshold, the IC shuts down and remains off until there is V<sub>BAT</sub> POR or EN pin toggling.

### **IFB PIN UNUSED**

If the application requires less than 6 WLED strings, one can easily disable unused IFB pins. The TPS61181/2 ICs simply require leaving the unused IFB pin open or shorting it to ground. If the IFB pin is open, the boost output voltage ramps up to  $V_O$  over-voltage threshold during start up. The IC then detects the zero current string, and removes it from the feedback loop. If the IFB pin is shorted to ground, the IC detects the short immediately after IC enable, and the boost output voltage does not go up to  $V_O$  over-voltage threshold. Instead, it ramps to the regulation voltage after soft start.

For the TPS61180, connect a 10 k $\Omega$  resistor from the unused IFB pin to ground. After the device is enabled, the IC detects the resistor and disables the IFB pin from the feedback loop.

## APPLICATION INFORMATION

### **INDUCTOR SELECTION**

Because the selection of the inductor affects power supply's steady state operation, transient behavior and loop stability, the inductor is the most important component in switching power regulator design. There are three specifications most important to the performance of the inductor, inductor value, DC resistance and saturation current. The TPS61180/1/2 ICs are designed to work with inductor values between  $4.7\mu$ H and  $10\mu$ H. A  $4.7\mu$ H inductor could be available in a smaller or lower profile package, while  $10\mu$ H may produce higher efficiency due to lower inductor ripple. If the boost output current is limited by the over-current protection of the IC, using a  $10\mu$ H inductor can offer higher output current.

The internal loop compensation for the PWM control is optimized for the recommended component values, including typical tolerances. Inductor values can have  $\pm 20\%$  tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20 to 35% from the 0A value depending on how the inductor vendor defines saturation

In a boost regulator, the inductor DC current can be calculated as

$$I_{dc} = \frac{V_{O} \times I_{O}}{V_{in} \times \eta}$$

Where

V<sub>O</sub> = boost output voltage

lo = boost output current

V<sub>in</sub> = boost input voltage

 $\eta$  = power conversion efficiency, use 90% for TPS61180/1/2 applications

The inductor current peak to peak ripple can be calculated as

$$I_{pp} = \frac{I}{L \times \left(\frac{1}{V_{O}^{-}V_{bat}} + \frac{1}{V_{bat}}\right) \times F_{S}}$$

Where

 $I_{pp}$  = inductor peak to peak ripple

L = inductor value

F<sub>s</sub>= Switching frequency

V<sub>bat</sub>= boost input voltage

Therefore, the peak current seen by the inductor is

$$I_p = I_{dc} + \frac{I_{pp}}{2}$$

Select the inductor with saturation current over the calculated peak current. To calculate the worse case inductor peak current, use minimum input voltage, maximum output voltage and maximum load current.

Regulator efficiency is dependent on the resistance of its high current path, switching losses associated with the PWM switch and power diode. Although the TPS61180/1/2 ICs have optimized the internal switch resistance, the overall efficiency still relies on the DC resistance (DCR) of the inductor; lower DCR improves efficiency. However, there is a trade off between DCR and inductor footprint. Furthermore, shielded inductors typically have a higher DCR than unshielded ones. Table 1 lists recommended inductor models.

www.ti.com

(2)

(3)

(4)

www.ti.com

NSTRUMENTS

| Table 1. Recommended inductor for TPS01100/1/2 |           |                 |                         |                    |  |  |  |  |  |  |
|--|-----------|-----------------|-------------------------|--------------------|--|--|--|--|--|--|
|  | L<br>(µH) | DCR Typ<br>(mΩ) | I <sub>sat</sub><br>(A) | Size<br>(LXWXH mm) |  |  |  |  |  |  |
| токо   |           |                 |                         |                    |  |  |  |  |  |  |
| A915AY-4R7M                                    | 4.7       | 38              | 1.87                    | 5.2x5.2x3.0        |  |  |  |  |  |  |
| A915AY-100M                                    | 10        | 75              | 1.24                    | 5.2x5.2x3.0        |  |  |  |  |  |  |
| TDK  |           |                 |                         | i.                 |  |  |  |  |  |  |
| SLF6028T-4R7M1R6                               | 4.7       | 28.4            | 1.6                     | 6.0x6.0x2.8        |  |  |  |  |  |  |
| SLF6028T-100M1R3                               | 10        | 53.2            | 1.3                     | 6.0x6.0x2.8        |  |  |  |  |  |  |

 Table 1. Recommended Inductor for TPS61180/1/2

## OUTPUT CAPACITOR SELECTION

During PWM brightness dimming, the load transient causes voltage ripple on the output capacitor. Since the PWM dimming frequency is in the audible frequency range, the ripple can produce audible noises on the output ceramic capacitor. There are two ways to reduce or eliminate this audible noise. The first option is to select PWM dimming frequency outside the audible range. This means the dimming frequency needs be to lower than 200Hz or higher than 30KHz. The potential issue with low dimming frequency is that WLED on/off can become visible and thus cause a flickering effect on the display. On the other hand, high dimming frequency can compromise the dimming range since the LED current accuracy and current match are difficult to maintain at low dimming duty cycle. The TPS61180/1/2 ICs can support minimum 1% dimming duty cycle up to 1KHz dimming frequency. The second option is to reduce the amount of the output ripple, and therefore minimize the audible noise.

The TPS61180/1/2 ICs adopt a patented technology to limit output ripple even with small output capacitance. In a typical application, the output ripple is less than 200mV during PWM dimming with  $4.7\mu$ F output capacitor, and the audible noise is not noticeable. The devices are designed to be stable with output capacitor down to  $1.0\mu$ F. However, the output ripple can increase with lower output capacitor.

Care must be taken when evaluating a ceramic capacitor's derating due to applied dc voltage, aging and over frequency. For example, larger form factor capacitors (in 1206 size) have their self resonant frequencies in the switching frequency range of the TPS61180/1/2. So the effective capacitance is significantly lower. Therefore, it may be necessary to use small capacitors in parallel instead of one large capacitor.

### **ISOLATION MOSFET SELECTION**

The TPS61180/1/2 ICs provide a gate driver to an external P channel MOSFET which can be turned off during device shutdown or fault condition. This MOSFET can provide a true shutdown function, and also protect the battery from output short circuit conditions. The source of the PMOS should be connected to the input, and a pull up resistor is required between the source and gate of the FET to keep the FET off during IC shutdown. To turn on the isolation FET, the Fault pin is pulled low, and clamped at 8 V below the V<sub>BAT</sub> pin voltage.

During device shutdown or fault condition, the isolation FET is turned off, and the input voltage is applied on the isolation MOSFET. During short circuit condition, the catch diode (D2 in typical application circuit) is forward biased when the isolation FET is turned off. The drain of the isolation FET swings below ground. The voltage cross the isolation FET can be momentarily greater than the input voltage. Therefore, select 30V PMOS for 24V maximum input. The on resistor of the FET has large impact on power conversion efficiency since the FET carries the input voltage. Select a MOSFET with  $R_{ds(on)}$  less than 100m $\Omega$  to limit the power losses.

### AUDIBLE NOISE REDUCTION

Ceramic capacitors can produce audible noise if the frequency of its AC voltage ripple is in the audible frequency range. In TPS61180/1/2 applications, both input and output capacitors are subject to AC voltage ripple during PWM brightness dimming. The ICs integrate a patented technology to minimize the ripple voltage, and thus audible noises.

To further reduce the audible noise, one effective way is to use two or three small size capacitors in parallel instead of one large capacitor. The application circuit in Figure 16 uses two 2.2- $\mu$ F/25V ceramic capacitors at the input and two 1- $\mu$ F/50V ceramic capacitors at the output. All of the capacitors are in 0805 package. Although the output ripple during PWM dimming is higher than one 4.7 $\mu$ F in a 1206 package, the overall audible noise is lower.

Copyright © 2007-2013, Texas Instruments Incorporated




#### SLVS801E - DECEMBER 2007 - REVISED APRIL 2013

In addition, connecting a 10-nF/50V ceramic capacitor between the V<sub>O</sub> pin and IFB1 pin can further reduce the output AC ripple during the PWM dimming. Since this capacitor is subject to large AC ripple, choose a small package such as 0402 to prevent it from producing noise.

### LAYOUT CONSIDERATION

As for all switching power supplies, especially those providing high current and using high switching frequencies, layout is an important design step. If layout is not carefully done, the regulator could show instability as well as EMI problems. Therefore, use wide and short traces for high current paths. The input capacitor, C3 in the typical application circuit, needs not only to be close to the  $V_{BAT}$  pin, but also to the GND pin in order to reduce the input ripple seen by the IC. The input capacitor, C1 in the typical application circuit, should be placed close to the inductor. The SW pin carries high current with fast rising and falling edges. Therefore, the connection between the pin to the inductor and Schottky should be kept as short and wide as possible. It is also beneficial to have the ground of the output capacitor C2 close to the PGND pin since there is large ground return current flowing between them. When laying out signal ground, it is recommended to use short traces separated from power ground traces, and connect them together at a single point, for example on the thermal pad.


Thermal pad needs to be soldered on to the PCB and connected to the GND pin of the IC. Additional thermal via can significantly improve power dissipation of the IC.




## ADDITIONAL APPLICATION CIRCUITS


Figure 16. Audible Noise Reduction Circuit













Texas

www.ti.com

**INSTRUMENTS** 

V INSTRUMENTS

**EXAS** 




Figure 19. TSP61181/2 for Three Strings of LEDs




Figure 20. TSP61181/2 for Three Strings of LEDs with Double Current



# TPS61180/1/2

SLVS801E - DECEMBER 2007-REVISED APRIL 2013




Figure 21. TSP61181/2 for Two Strings High Brightness LEDs Application




Figure 22. TSP61181/2 for One String High Brightness LEDs Application

# Changes from Revision C (April 2009) to Revision D Page Added to ELEC CHARA table, sub section POWER SWITCH: first row, TEST CONDITIONS Col: $V_{CC}$ = 3.3 V for Changes from Revision D (February 2012) to Revision E Page

20

www.ti.com



11-Apr-2013

# PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp       | Op Temp (°C) | Top-Side Markings | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------|--------------|-------------------|---------|
| TPS61180RTER     | ACTIVE | WQFN         | RTE                | 16   | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | CCG               | Samples |
| TPS61180RTERG4   | ACTIVE | WQFN         | RTE                | 16   | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | CCG               | Samples |
| TPS61180RTET     | ACTIVE | WQFN         | RTE                | 16   | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | CCG               | Samples |
| TPS61180RTETG4   | ACTIVE | WQFN         | RTE                | 16   | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | CCG               | Samples |
| TPS61181RTER     | ACTIVE | WQFN         | RTE                | 16   | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | ССН               | Samples |
| TPS61181RTERG4   | ACTIVE | WQFN         | RTE                | 16   | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | ССН               | Samples |
| TPS61181RTET     | ACTIVE | WQFN         | RTE                | 16   | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | ССН               | Samples |
| TPS61181RTETG4   | ACTIVE | WQFN         | RTE                | 16   | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | ССН               | Samples |
| TPS61182RTER     | ACTIVE | WQFN         | RTE                | 16   | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | CCI               | Samples |
| TPS61182RTERG4   | ACTIVE | WQFN         | RTE                | 16   | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | CCI               | Samples |
| TPS61182RTET     | ACTIVE | WQFN         | RTE                | 16   | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | CCI               | Samples |
| TPS61182RTETG4   | ACTIVE | WQFN         | RTE                | 16   | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | CCI               | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.



# PACKAGE OPTION ADDENDUM

11-Apr-2013

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| Device       | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS61180RTER | WQFN            | RTE                | 16 | 3000 | 330.0                    | 12.4                     | 3.3        | 3.3        | 1.1        | 8.0        | 12.0      | Q2               |
| TPS61180RTET | WQFN            | RTE                | 16 | 250  | 180.0                    | 12.4                     | 3.3        | 3.3        | 1.1        | 8.0        | 12.0      | Q2               |
| TPS61181RTER | WQFN            | RTE                | 16 | 3000 | 330.0                    | 12.4                     | 3.3        | 3.3        | 1.1        | 8.0        | 12.0      | Q2               |
| TPS61181RTET | WQFN            | RTE                | 16 | 250  | 180.0                    | 12.4                     | 3.3        | 3.3        | 1.1        | 8.0        | 12.0      | Q2               |
| TPS61182RTER | WQFN            | RTE                | 16 | 3000 | 330.0                    | 12.4                     | 3.3        | 3.3        | 1.1        | 8.0        | 12.0      | Q2               |

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

1-Jan-2014



\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS61180RTER | WQFN         | RTE             | 16   | 3000 | 367.0       | 367.0      | 35.0        |
| TPS61180RTET | WQFN         | RTE             | 16   | 250  | 210.0       | 185.0      | 35.0        |
| TPS61181RTER | WQFN         | RTE             | 16   | 3000 | 367.0       | 367.0      | 35.0        |
| TPS61181RTET | WQFN         | RTE             | 16   | 250  | 210.0       | 185.0      | 35.0        |
| TPS61182RTER | WQFN         | RTE             | 16   | 3000 | 367.0       | 367.0      | 35.0        |

# **MECHANICAL DATA**



- A. All linear almensions are in millimeters. Dimensioning and tolerancing per A B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - E. Falls within JEDEC MO-220.




# RTE (S-PWQFN-N16) PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. <u>SLUA271</u>. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




#### NOTE: A. All linear dimensions are in millimeters



# RTE (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. <u>SLUA271</u>, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

