www.ti.com

TSM104W, TSM104WA QUAD OPERATIONAL AMPLIFIER AND PROGRAMMABLE VOLTAGE REFERENCE

SLOS478D-JULY 2005-REVISED AUGUST 2006


FEATURES

- OPERATIONAL AMPLIFIER
 - Low Offset Voltage, Max of:
 - TSM104WA...3 mV (25°C) and 4 mV (Full Temperature)
 - TSM104W...5 mV (25°C) and 6 mV (Full Temperature)
 - Low Supply Current...375 μ A/Channel Typ at V_{CC} = 5 V
 - Unity Gain Bandwidth...0.9 MHz Typ
 - Input Common-Mode Range Includes GND
 - Large Output-Voltage Swing...0 V to V_{CC} - 2 V
 - Wide Supply-Voltage Range...3 V to 30 V
 - 2-kV ESD Protection (HBM)
- VOLTAGE REFERENCE
 - Adjustable Output Voltage...V_{REF} to 36 V
 - V_{REF} = 2.5 V With Tight Tolerance, Max of:
 - TSM104WA...0.4% (25°C) and 0.8% (Full Temperature)
 - TSM104W...1% (25°C) and 2% (Full Temperature)
 - Low Temperature Drift...7 mV Typ Over Operating Temperature Range
 - Wide Sink-Current Range...0.5 mA Typ to 100 mA
 - Output Impedance...0.2 Ω Typ

TYPICAL APPLICATIONS

- Battery Chargers
- Switch-Mode Power Supplies
- Linear Voltage Regulation
- Data-Acquisition Systems

D (SOIC), N (PDIP), OR PW (TSSOP) PACKAGE (TOP VIEW)



DESCRIPTION/ORDERING INFORMATION

The TSM104W combines the building blocks of a quad operational amplifier and an adjustable voltage reference, both of which often are used in the control circuitry of switch-mode power supplies.

For the A grade, especially tight voltage regulation can be achieved through the low offset voltage for each operational amplifier (typically 0.5 mV) and tight tolerance for the voltage reference (0.4% at 25°C and 0.8% over operating temperature range).

The TSM104W and TSM104WA are characterized for operation from -40°C to 105°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TSM104W, TSM104WA QUAD OPERATIONAL AMPLIFIER AND PROGRAMMABLE VOLTAGE REFERENCE

SLOS478D-JULY 2005-REVISED AUGUST 2006



ORDERING INFORMATION

T _A	MAX V _{IO} AND V _{REF} TOLERANCE (25°C)	PACE	(AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		PDIP – N	Tube of 25	TSM104WAIN	PREVIEW
		SOIC - D	Tube of 75	TSM104WAID	- TSM104WAI
	A grade 3 mV, 0.4%	30IC = D	Reel of 2500	TSM104WAIDR	13W104WAI
	ov, o. 170	TSSOP – PW	Tube of 75	TSM104WAIPW	- SM104AI
-40°C to 105°C		1330P – PW	Reel of 2000	TSM104WAIPWR	- SIVITU4AI
-40 C to 105 C		PDIP – N	Tube of 25	TSM104WIN	PREVIEW
		SOIC - D	Tube of 75	TSM104WID	- TSM104WI
	Standard grade 5 mV, 1%	30IC - D	Reel of 2500	TSM104WIDR	13101104001
	J 1117, 170	TSSOP – PW	Tube of 75	TSM104WIPW	- SM104I
		1330F – PW	Reel of 2000	TSM104WIPWR	31011041

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Absolute Maximum Ratings(1)

over free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage			36	V
V_{ID}	Operational amplifier input differential voltage			36	V
VI	Operational amplifier input voltage range	-0.3	36	V	
I _{KA}	Voltage reference cathode current			100	mA
		D package		73	
θ_{JA}	Package thermal impedance (2)(3)	N package		67	°C/W
		PW package		108	
T_{J}	Maximum junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions

		MIN	MAX	UNIT
$V_{CC+} - V_{CC-}$	Supply voltage	3	30	V
I _K	Cathode current	1	100	mA
T _A	Operating free-air temperature	-40	105	°C

⁽²⁾ Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Selecting the maximum of 150°C can affect reliability.

⁽³⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



TSM104W, TSM104WA QUAD OPERATIONAL AMPLIFIER AND PROGRAMMABLE VOLTAGE REFERENCE

SLOS478D-JULY 2005-REVISED AUGUST 2006

Total Device Electrical Characteristics

PARAMETER	TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
Total supply current,	V _{CC+} = 5 V, No load	Full range		1.4	2.4	mΛ
excluding cathode-current reference	V _{CC+} = 30 V, No load	ruii range			4	mA


Operational Amplifier Electrical Characteristics

 V_{CC+} = 5 V, V_{CC-} = GND, V_{O} = 1.4 V, T_{A} = 25°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT	
		TO 110 111		25°C		1	5		
.,		TSM104W		Full range			6	.,	
V_{IO}	Input offset voltage	TO 140 0144		25°C		0.5	3	mV	
		TSM104WA		Full range			4		
αV_{IO}	Input offset voltage d	rift		25°C		7		μV/°C	
				25°C		2	30		
I _{IO}	Input offset current			Full range			50	nA	
				25°C		30	150		
I _{IB}	Input bias current			Full range			200	nA	
			$V_{CC+} = 15 \text{ V}, R_L = 2 \text{ k}\Omega,$	25°C	50	100			
A_{VD}	Large-signal voltage gain		V _O = 1.4 V to 11.4 V	Full range	25			V/mV	
k _{SVR}	Supply-voltage reject	ion ratio	V _{CC+} = 5 V to 30 V	25°C	65	100		dB	
				25°C	0		V _{CC+} – 1.5		
V_{ICR}	Input common-mode	voltage range	$V_{CC+} = 30 V^{(1)}$	Full range	0		V _{CC+} – 2	V	
	CMRR Common-mode rejection ratio			25°C	70	85			
CMRR				Full range	60			dB	
I _{source}	Output source curren	t	V _{CC+} = 15 V, V _O = 2 V, V _{id} = 1 V	25°C	20	40		mA	
I _{SC}	Short circuit to GND		V _{CC+} = 15 V	25°C		40	60	mA	
I _{sink}	Output sink current		$V_{CC+} = 15 \text{ V}, V_O = 2 \text{ V}, V_{id} = -1 \text{ V}$	25°C	10	20		mA	
	18.1.1.1.1.1.1.1.1		V 90 V B 40 L0	25°C	27	28		V	
V_{OH}	High-level output volt	age	$V_{CC+} = 30 \text{ V}, R_L = 10 \text{ k}\Omega$	Full range	27				
			5 1010	25°C		5	20	.,	
V_{OL}	Low-level output volta	age	$R_L = 10 \text{ k}\Omega$	Full range			20	mV	
SR	Slew rate at unity gai	n	$V_{CC+}=15$ V, $C_L=100$ pF, $R_L=2$ k Ω , $V_I=0.5$ V to 3 V, unity gain	25°C	0.1	0.3		V/μs	
GBW	Gain bandwidth produ	uct	$V_{CC+} = 30 \text{ V}, V_I = 10 \text{ mV}, \\ C_L = 100 \text{ pF}, R_L = 2 \text{ k}\Omega, \\ f = 100 \text{ kHz}$	25°C	0.5	0.9		MHz	
THD	Total harmonic distor	tion	$V_{CC+} = 30 \text{ V}, V_O = 2 \text{ V}_{pp}, \\ C_L = 100 \text{ pF}, R_L = 2 \text{ k}\Omega, \\ f = 1 \text{ kHz}, A_V = 20 \text{ dB}$	25°C		0.01		%	
V _n	Equivalent input noise	e voltage	V_{CC} = 30 V, R_S = 100 Ω , f = 1 kHz	25°C		25		nV/√ Hz	
	Channel separation		1 kHz < f < 20 kHz	25°C		120		dB	

⁽¹⁾ The input common-mode voltage of either input should not be allowed to go below -0.3 V. The upper end of the common-mode voltage range is $V_{CC_+} - 1.5$ V, but either input can go to $V_{CC_+} + 0.3$ V without damage (absolute maximum ratings still must be observed).

TSM104W, TSM104WA QUAD OPERATIONAL AMPLIFIER AND PROGRAMMABLE VOLTAGE REFERENCE





Voltage Reference Electrical Characteristics

	PARAMETER		TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		TSM104W	I _K = 10 mA	25°C	2.475	2.5	2.525	
\/	Poforonoo voltago	131/11/104	I _K = 10 mA	Full range	2.45		2.55	V
V_{REF}	Reference voltage	TSM104WA	1 - 10 mΛ	25°C	2.49	2.5	2.51	V
		13W104WA	I _K = 10 mA	Full range	2.48	2.5 2.525 2.55 2.55 2.5 2.51 3 2.52 7 30 2 -1.1 1.5 2.5 3 0.8 1.2 0.5 1		
ΔV_{REF}	Reference input voltage de temperature range	eviation over	$V_{KA} = V_{REF}$, $I_K = 10 \text{ mA}$	Full range		7	30	mV
$\frac{\Delta V_{REF}}{\Delta V_{KA}}$	Ratio of change in reference voltage to change in cathode voltage		$V_{KA} = 3 \text{ V to } 36 \text{ V}, I_{K} = 10 \text{ mA}$	25°C	-2	-1.1		mV/V
	Deference input ourrent		1 10 mA	25°C		1.5	2.5	^
I _{REF}	Reference input current		I _K = 10 mA	Full range			3	μΑ
ΔI_{REF}	Reference input current de temperature range	Reference input current deviation over temperature range		Full range		0.8	1.2	μΑ
I _{min}	Minimum cathode current for regulation		$V_{KA} = V_{REF}$	25°C		0.5	1	mA
I _{K,OFF}	Off-state cathode current			25°C		180	500	nA
z _{ka}	Dynamic impedance ⁽¹⁾		$V_{KA} = V_{REF}$, f < 1 kHz, $\Delta I_{K} = 1$ mA to 100 mA	25°C		0.2	0.5	Ω

$$\left|z_{ka}\right| \, = \frac{\Delta V_{KA}}{\Delta I_{K}} \label{eq:zka}$$
 (1) The dynamic impedance is defined as



SLOS478D-JULY 2005-REVISED AUGUST 2006

TYPICAL OPERATING CHARACTERISTICS

 $T_{\Delta} = 25^{\circ}C$ (unless otherwise noted)

TOTAL HARMONIC DISTORTION (THD) vs FREQUENCY




Figure 1.






Figure 3.

AMPLIFIER NOISE VOLTAGE VS FREQUENCY




Figure 2.

V_{REF} STABILITY VS CAPACITANCE





Figure 4.



TYPICAL OPERATING CHARACTERISTICS (continued)

 $T_A = 25^{\circ}C$ (unless otherwise noted)







10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TSM104WAID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	TSM104WAI	Samples
TSM104WAIDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	TSM104WAI	Samples
TSM104WAIPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	SM104AI	Samples
TSM104WIDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	TSM104WI	Samples
TSM104WIPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	SM104I	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

10-Jun-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

All ullilerisions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TSM104WAIDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TSM104WAIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TSM104WIDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TSM104WIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TSM104WAIDR	SOIC	D	16	2500	367.0	367.0	38.0
TSM104WAIPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
TSM104WIDR	SOIC	D	16	2500	367.0	367.0	38.0
TSM104WIPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity