

High Performance Current Mode Controllers


The UC3842B, UC3843B series are high performance fixed frequency current mode controllers. They are specifically designed for Off–Line and dc–to–dc converter applications offering the designer a cost–effective solution with minimal external components. These integrated circuits feature a trimmed oscillator for precise duty cycle control, a temperature compensated reference, high gain error amplifier, current sensing comparator, and a high current totem pole output ideally suited for driving a power MOSFET.

Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle–by–cycle current limiting, programmable output deadtime, and a latch for single pulse metering.


These devices are available in an 8–pin dual–in–line and surface mount (SO–8) plastic package as well as the 14–pin plastic surface mount (SO–14). The SO–14 package has separate power and ground pins for the totem pole output stage.

The UCX842B has UVLO thresholds of 16 V (on) and 10 V (off), ideally suited for off–line converters. The UCX843B is tailored for lower voltage applications having UVLO thresholds of 8.5 V (on) and 7.6 V (off).

- Trimmed Oscillator for Precise Frequency Control
- Oscillator Frequency Guaranteed at 250 kHz
- Current Mode Operation to 500 kHz
- Automatic Feed Forward Compensation
- Latching PWM for Cycle–By–Cycle Current Limiting
- Internally Trimmed Reference with Undervoltage Lockout
- High Current Totem Pole Output
- Undervoltage Lockout with Hysteresis
- Low Startup and Operating Current



HIGH PERFORMANCE CURRENT MODE CONTROLLERS



ORDERING INFORMATION

Device	Operating Temperature Range	Package
UC384XBD		SO-14
UC384XBD1	$T_A = 0^\circ$ to +70°C	SO–8
UC384XBN		Plastic
UC284XBD		SO-14
UC284XBD1	$T_A = -25^{\circ} \text{ to } +85^{\circ}\text{C}$	SO–8
UC284XBN		Plastic
UC384XBVD		SO-14
UC384XBVD1	$T_A = -40^{\circ} \text{ to } +105^{\circ}\text{C}$	SO–8
UC384XBVN		Plastic

X indicates either a 2 or 3 to define specific device part numbers.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Total Power Supply and Zener Current	$(I_{CC} + I_Z)$	30	mA
Output Current, Source or Sink (Note 1)	IO	1.0	А
Output Energy (Capacitive Load per Cycle)	W	5.0	μJ
Current Sense and Voltage Feedback Inputs	V _{in}	- 0.3 to + 5.5	V
Error Amp Output Sink Current	lo	10	mA
Power Dissipation and Thermal Characteristics D Suffix, Plastic Package, SO–14 Case 751A Maximum Power Dissipation @ T _A = 25°C Thermal Resistance, Junction–to–Air	Р _D R _{θJA}	862 145	mW °C/W
D1 Suffix, Plastic Package, SO–8 Case 751 Maximum Power Dissipation @ $T_A = 25^{\circ}C$ Thermal Resistance, Junction–to–Air N Suffix, Plastic Package, Case 626 Maximum Power Dissipation @ $T_A = 25^{\circ}C$	PD R ₀ JA PD	702 178 1.25	mW °C/W W
Thermal Resistance, Junction-to-Air	R _{θJA}	100	°C/W
Operating Junction Temperature	Тј	+150	°C
Operating Ambient Temperature UC3842B, UC3843B UC2842B, UC2843B UC3842BV, UC3843BV	Τ _Α	0 to + 70 - 25 to + 85 -40 to +105	°C
Storage Temperature Range	T _{stg}	- 65 to +150	°C

ELECTRICAL CHARACTERISTICS (V_{CC} = 15 V [Note 2], R_T = 10 k, C_T = 3.3 nF. For typical values T_A = 25°C, for min/max values T_A is the operating ambient temperature range that applies [Note 3], unless otherwise noted.)

			UC284XB		UC384XB, X		BV	
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
REFERENCE SECTION	•		•	•				
Reference Output Voltage ($I_O = 1.0 \text{ mA}, T_J = 25^{\circ}C$)	V _{ref}	4.95	5.0	5.05	4.9	5.0	5.1	V
Line Regulation (V_{CC} = 12 V to 25 V)	Reg _{line}	-	2.0	20	-	2.0	20	mV
Load Regulation (I _O = 1.0 mA to 20 mA)	Regload	-	3.0	25	-	3.0	25	mV
Temperature Stability	TS	-	0.2	-	-	0.2	-	mV/°C
Total Output Variation over Line, Load, and Temperature	Vref	4.9	-	5.1	4.82	-	5.18	V
Output Noise Voltage (f = 10 Hz to 10 kHz, $T_J = 25^{\circ}C$)	Vn	-	50	-	-	50	-	μV
Long Term Stability (T _A = 125°C for 1000 Hours)	S	-	5.0	-	-	5.0	-	mV
Output Short Circuit Current	ISC	- 30	- 85	-180	- 30	- 85	-180	mA
OSCILLATOR SECTION	•		•	•		•	•	
Frequency $T_J = 25^{\circ}C$ $T_A = T_{low}$ to Thigh $T_J = 25^{\circ}C$ (R _T = 6.2 k, C _T = 1.0 nF)	fosc	49 48 225	52 - 250	55 56 275	49 48 225	52 - 250	55 56 275	kHz
Frequency Change with Voltage (V_{CC} = 12 V to 25 V)	ΔfOSC/ΔV	-	0.2	1.0	-	0.2	1.0	%
Frequency Change with Temperature T _A = T _{Iow} to T _{high}	ΔfOSC/ΔT	_	1.0	_	_	0.5	-	%
Oscillator Voltage Swing (Peak-to-Peak)	Vosc	-	1.6	-	_	1.6	-	V
Discharge Current (V_{OSC} = 2.0 V) T_J = 25°C T_A = T_{low} to T_{high} (UC284XB, UC384XB) (UC384XBV)	l _{dischg}	7.8 7.5 –	8.3 _ _	8.8 8.8 –	7.8 7.6 7.2	8.3 _ _	8.8 8.8 8.8	mA

NOTES: 1. Maximum Package power dissipation limits must be observed. 2. Adjust V_{CC} above the Startup threshold before setting to 15 V.

3. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible. $T_{low} = 0^{\circ}$ C for UC3842B, UC3843B -25° C for UC2842B, UC2843B WWW.DataS -40° C for UC3842BV, UC3843BV $+105^{\circ}$ C for UC3842BV, UC3843BV

ELECTRICAL CHARACTERISTICS (V_{CC} = 15 V [Note 2], R_T = 10 k, C_T = 3.3 nF. For typical values T_A = 25°C, for min/max values T_A is the operating ambient temperature range that applies [Note 3], unless otherwise noted.)

			UC284XE	3	UC384XB, XBV				
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	
ERROR AMPLIFIER SECTION									
Voltage Feedback Input (V _O = 2.5 V)	V _{FB}	2.45	2.5	2.55	2.42	2.5	2.58	V	
Input Bias Current (V _{FB} = 5.0 V)	I _{IB}	-	- 0.1	-1.0	-	- 0.1	- 2.0	μA	
Open Loop Voltage Gain (V _O = 2.0 V to 4.0 V)	Avol	65	90	_	65	90	_	dB	
Unity Gain Bandwidth ($T_J = 25^{\circ}C$)	BW	0.7	1.0	_	0.7	1.0	_	MHz	
Power Supply Rejection Ratio (V _{CC} = 12 V to 25 V)	PSRR	60	70	_	60	70	_	dB	
Output Current Sink ($V_O = 1.1$ V, $V_{FB} = 2.7$ V) Source ($V_O = 5.0$ V, $V_{FB} = 2.3$ V)	I _{Sink} ISource	2.0 - 0.5	12 -1.0		2.0 - 0.5	12 -1.0		mA	
Output Voltage Swing High State (R_L = 15 k to ground, V_{FB} = 2.3 V) Low State (R_L = 15 k to V_{ref} , V_{FB} = 2.7 V) (UC284XB, UC384XB)	Vон Vol	5.0	6.2 0.8	-	5.0	6.2 0.8	-	V	
(UC384XBV)		_	0.8	-	-	0.8	1.1		
CURRENT SENSE SECTION	I I		1	1	1	I	1	1	
Current Sense Input Voltage Gain (Notes 4 & 5) (UC284XB, UC384XB) (UC384XBV)	Av	2.85 _	3.0 -	3.15 –	2.85 2.85	3.0 3.0	3.15 3.25	V/V	
Maximum Current Sense Input Threshold (Note 4) (UC284XB, UC384XB) (UC384XBV)	V _{th}	0.9	1.0 _	1.1	0.9 0.85	1.0 1.0	1.1 1.1	V	
Power Supply Rejection Ratio V _{CC} = 12 V to 25 V, Note 4	PSRR	_	70	-	-	70	-	dB	
Input Bias Current	I _{IB}	-	- 2.0	-10	-	- 2.0	-10	μA	
Propagation Delay (Current Sense Input to Output)	^t PLH(In/Out)	-	150	300	-	150	300	ns	
OUTPUT SECTION	, ,			•	•		1		
Output Voltage Low State $(I_{Sink} = 20 \text{ mA})$ $(I_{Sink} = 200 \text{ mA})$ (UC284XB, UC384XB) (UC384XBV) High State $(I_{Source} = 20 \text{ mA})$ (UC284XB, UC384XB) (UC384XBV) (UC384XBV)	Vol Voh	- - 13 - 12	0.1 1.6 - 13.5 -	0.4 2.2 - - -	- - 13 12.9	0.1 1.6 1.6 13.5 13.5	0.4 2.2 2.3 - -	V	
(I _{Source} = 200 mA)			13.4	-	12	13.4	-		
Output Voltage with UVLO Activated V _{CC} = 6.0 V, I _{Sink} = 1.0 mA	VOL(UVLO)	-	0.1	1.1	-	0.1	1.1	V	
Output Voltage Rise Time (C _L = 1.0 nF, T _J = 25° C)	t _r	-	50	150	-	50	150	ns	
Output Voltage Fall Time (C _L = 1.0 nF, T _J = 25° C)	t _f	-	50	150	-	50	150	ns	
JNDERVOLTAGE LOCKOUT SECTION									
Startup Threshold (V _{CC}) UCX842B, BV UCX843B, BV	V _{th}	15 7.8	16 8.4	17 9.0	14.5 7.8	16 8.4	17.5 9.0	V	
Minimum Operating Voltage After Turn–On (V _{CC}) UCX842B, BV UCX843B, BV	VCC(min)	9.0 7.0	10 7.6	11 8.2	8.5 7.0	10 7.6	11.5 8.2	V	

-25°C for UC2842B, UC2843B -40°C for UC3842BV, UC3843BV

+105°C for UC3842BV, UC3843BV

4. This parameter is measured at the latch trip point with $V_{FB} = 0$ V. 5. Compared as in defined as: ΔV Output Compensation

5. Comparator gain is defined as: Av

∆V Current Sense Input


ELECTRICAL CHARACTERISTICS (V_{CC} = 15 V [Note 2], R_T = 10 k, C_T = 3.3 nF, for typical values T_A = 25°C, for min/max values T_A is the operating ambient temperature range that applies [Note 3], unless otherwise noted.)


		UC284XB			UC384XB, BV				
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	
PWM SECTION									
Duty Cycle Maximum (UC284XB, UC384XB) (UC384XBV) Minimum	DC _(max) DC _(min)	94 - -	96 - -	- - 0	94 93 -	96 96 -	- - 0	%	
TOTAL DEVICE									
Power Supply Current Startup (V _{CC} = 6.5 V for UCX843B, (V _{CC} 14 V for UCX842B, BV) Operating (Note 2)	ICC + IC	-	0.3 12	0.5 17	-	0.3 12	0.5 17	mA	
Power Supply Zener Voltage (I _{CC} = 25 mA)	VZ	30	36	-	30	36	-	V	

NOTES: 2. Adjust $V_{\mbox{CC}}$ above the Startup threshold before setting to 15 V.


3. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible. $T_{low} = 0^{\circ}C$ for UC3842B, UC3843B $T_{high} = +70^{\circ}C$ for UC3842B, UC3843B


-25°C for UC2842B, UC2843B -40°C for UC3842BV, UC3843BV +85°C for UC2842B, UC2843B +105°C for UC3842BV, UC3843BV




















Figure 6. Error Amp Large Signal Transient Response




Figure 7. Error Amp Open Loop Gain and Phase versus Frequency







Figure 8. Current Sense Input Threshold versus Error Amp Output Voltage












Figure 12. Reference Line Regulation




versus Load Current 0 V_{CC} = 15 V 80 μs Pulsed Load V_{sat}, OUTPUT SATURATION VOLTAGE (V) Source Saturation VCC (Load to Ground) -1.0 $T_A = 25^{\circ}C$ 120 Hz Rate - 2.0 $T_A = -55^{\circ}C$ 3.0 TA − 55°C 2.0 $T_A = 25^{\circ}C$ 1.0 Sink Saturation G'nd (Load to V_{CC}) 0 200 400 600 800 0 IO, OUTPUT LOAD CURRENT (mA)

Figure 13. Output Saturation Voltage


Figure 14. Output Waveform





www.DataSheet4U.com

Figure 16. Supply Current versus Supply Voltage



PIN FUNCTION DESCRIPTION

F	Pin		
8–Pin	14–Pin	Function	Description
1	1	Compensation	This pin is the Error Amplifier output and is made available for loop compensation.
2	3	Voltage Feedback	This is the inverting input of the Error Amplifier. It is normally connected to the switching power supply output through a resistor divider.
3	5	Current Sense	A voltage proportional to inductor current is connected to this input. The PWM uses this information to terminate the output switch conduction.
4	7	R _T /C _T	The Oscillator frequency and maximum Output duty cycle are programmed by connecting resistor R_T to V_{ref} and capacitor C_T to ground. Operation to 500 kHz is possible.
5		Gnd	This pin is the combined control circuitry and power ground.
6	10	Output	This output directly drives the gate of a power MOSFET. Peak currents up to 1.0 A are sourced and sunk by this pin.
7	12	VCC	This pin is the positive supply of the control IC.
8	14	V _{ref}	This is the reference output. It provides charging current for capacitor C_T through resistor R_T .
	8	Power Ground	This pin is a separate power ground return that is connected back to the power source. It is used to reduce the effects of switching transient noise on the control circuitry.
	11	VC	The Output high state (V _{OH}) is set by the voltage applied to this pin. With a separate power source connection, it can reduce the effects of switching transient noise on the control circuitry.
	9	Gnd	This pin is the control circuitry ground return and is connected back to the power source ground.
	2,4,6,13	NC	No connection. These pins are not internally connected.

UC3842B, 43B UC2842B, 43B OPERATING DESCRIPTION

The UC3842B, UC3843B series are high performance, fixed frequency, current mode controllers. They are specifically designed for Off–Line and dc–to–dc converter applications offering the designer a cost–effective solution with minimal external components. A representative block diagram is shown in Figure 17.

Oscillator

The oscillator frequency is programmed by the values selected for the timing components RT and CT. Capacitor CT is charged from the 5.0 V reference through resistor RT to approximately 2.8 V and discharged to 1.2 V by an internal current sink. During the discharge of CT, the oscillator generates an internal blanking pulse that holds the center input of the NOR gate high. This causes the Output to be in a low state, thus producing a controlled amount of output deadtime. Figure 1 shows RT versus Oscillator Frequency and Figure 2, Output Deadtime versus Frequency, both for given values of CT. Note that many values of RT and CT will give the same oscillator frequency but only one combination will yield a specific output deadtime at a given frequency. The oscillator thresholds are temperature compensated to within ±6% at 50 kHz. Also because of industry trends moving the UC384X into higher and higher frequency applications, the UC384XB is guaranteed to within $\pm 10\%$ at 250 kHz. These internal circuit refinements minimize variations of oscillator frequency and maximum output duty cycle. The results are shown in Figures 3 and 4.

In many noise–sensitive applications it may be desirable to frequency–lock the converter to an external system clock. This can be accomplished by applying a clock signal to the circuit shown in Figure 20. For reliable locking, the free–running oscillator frequency should be set about 10% less than the clock frequency. A method for multi–unit synchronization is shown in Figure 21. By tailoring the clock waveform, accurate Output duty cycle clamping can be achieved.

Error Amplifier

A fully compensated Error Amplifier with access to the inverting input and output is provided. It features a typical dc voltage gain of 90 dB, and a unity gain bandwidth of 1.0 MHz with 57 degrees of phase margin (Figure 7). The non-inverting input is internally biased at 2.5 V and is not pinned out. The converter output voltage is typically divided down and monitored by the inverting input. The maximum input bias current is $-2.0 \ \mu$ A which can cause an output voltage error that is equal to the product of the input bias current and the equivalent input divider source resistance.

The Error Amp Output (Pin 1) is provided for external loop compensation (Figure 31). The output voltage is offset by two diode drops (\approx 1.4 V) and divided by three before it connects to the non–inverting input of the Current Sense Comparator. This guarantees that no drive pulses appear at the Output (Pin 6) when pin 1 is at its lowest state (V_{OL}). This occurs when the power supply is operating and the load is removed,

or at the beginning of a soft–start interval (Figures 23, 24). The Error Amp minimum feedback resistance is limited by the amplifier's source current (0.5 mA) and the required output voltage (V_{OH}) to reach the comparator's 1.0 V clamp level:

R_f(min)
$$\approx \frac{3.0 (1.0 \text{ V}) + 1.4 \text{ V}}{0.5 \text{ mA}} = 8800 \Omega$$

Current Sense Comparator and PWM Latch

The UC3842B, UC3843B operate as a current mode controller, whereby output switch conduction is initiated by the oscillator and terminated when the peak inductor current reaches the threshold level established by the Error Amplifier Output/Compensation (Pin 1). Thus the error signal controls the peak inductor current on a cycle–by–cycle basis. The Current Sense Comparator PWM Latch configuration used ensures that only a single pulse appears at the Output during any given oscillator cycle. The inductor current is converted to a voltage by inserting the ground–referenced sense resistor R_S in series with the source of output switch Q1. This voltage is monitored by the Current Sense Input (Pin 3) and compared to a level derived from the Error Amp Output. The peak inductor current under normal operating conditions is controlled by the voltage at pin 1 where:

$$I_{pk} = \frac{V(Pin 1) - 1.4 V}{3 R_S}$$

Abnormal operating conditions occur when the power supply output is overloaded or if output voltage sensing is lost. Under these conditions, the Current Sense Comparator threshold will be internally clamped to 1.0 V. Therefore the maximum peak switch current is:

$$I_{pk(max)} = \frac{1.0 \text{ V}}{\text{Rs}}$$

When designing a high power switching regulator it becomes desirable to reduce the internal clamp voltage in order to keep the power dissipation of R_S to a reasonable level. A simple method to adjust this voltage is shown in Figure 22. The two external diodes are used to compensate the internal diodes, yielding a constant clamp voltage over temperature. Erratic operation due to noise pickup can result if there is an excessive reduction of the $I_{pk(max)}$ clamp voltage.

A narrow spike on the leading edge of the current waveform can usually be observed and may cause the power supply to exhibit an instability when the output is lightly loaded. This spike is due to the power transformer interwinding capacitance and output rectifier recovery time. The addition of an RC filter on the Current Sense Input with a time constant that approximates the spike duration will usually eliminate the instability (refer to Figure 26).

Figure 17. Representative Block Diagram





Figure 18. Timing Diagram



Undervoltage Lockout

Two undervoltage lockout comparators have been incorporated to guarantee that the IC is fully functional before the output stage is enabled. The positive power supply terminal (V_{CC}) and the reference output (V_{ref}) are each monitored by separate comparators. Each has built-in hysteresis to prevent erratic output behavior as their respective thresholds are crossed. The V_{CC} comparator upper and lower thresholds are 16 V/10 V for the UCX842B, and 8.4 V/7.6 V for the UCX843B. The Vref comparator upper and lower thresholds are 3.6 V/3.4 V. The large hysteresis and low startup current of the UCX842B makes it ideally suited in off-line converter applications where efficient bootstrap startup techniques are required (Figure 33). The UCX843B is intended for lower voltage dc-to-dc converter applications. A 36 V zener is connected as a shunt regulator from V_CC to ground. Its purpose is to protect the IC from excessive voltage that can occur during system startup. The minimum operating voltage (VCC) for the UCX842B is 11 V and 8.2 V for the UCX843B.

These devices contain a single totem pole output stage that was specifically designed for direct drive of power MOSFETs. It is capable of up to ± 1.0 A peak drive current and has a typical rise and fall time of 50 ns with a 1.0 nF load. Additional internal circuitry has been added to keep the Output in a sinking mode whenever an undervoltage lockout is active. This characteristic eliminates the need for an external pull–down resistor.

The SO–14 surface mount package provides separate pins for V_C (output supply) and Power Ground. Proper implementation will significantly reduce the level of switching transient noise imposed on the control circuitry. This becomes particularly useful when reducing the $I_{pk}(max)$ clamp level. The separate V_C supply input allows the designer added flexibility in tailoring the drive voltage independent of V_{CC}. A zener clamp is typically connected to this input when driving power MOSFETs in systems where V_{CC} is greater than 20 V. Figure 25 shows proper power and control ground connections in a current–sensing power MOSFET application.

Reference

The 5.0 V bandgap reference is trimmed to $\pm 1.0\%$ tolerance at T_J = 25°C on the UC284XB, and $\pm 2.0\%$ on the UC384XB. Its primary purpose is to supply charging current to the oscillator timing capacitor. The reference has short–circuit protection and is capable of providing in excess of 20 mA for powering additional control system circuitry.

Design Considerations

Do not attempt to construct the converter on wire-wrap or plug-in prototype boards. High frequency circuit layout techniques are imperative to prevent pulse-width jitter. This is usually caused by excessive noise pick-up imposed on the Current Sense or Voltage Feedback inputs. Noise immunity can be improved by lowering circuit impedances at these points. The printed circuit layout should contain a ground plane with low-current signal and high-current switch and output grounds returning on separate paths back to the input filter capacitor. Ceramic bypass capacitors (0.1 μ F) connected directly to V_{CC}, V_C, and V_{ref} may be required depending upon circuit layout. This provides a low impedance path for filtering the high frequency noise. All high current loops should be kept as short as

possible using heavy copper runs to minimize radiated EMI. The Error Amp compensation circuitry and the converter output voltage divider should be located close to the IC and as far as possible from the power switch and other noise–generating components.

Current mode converters can exhibit subharmonic oscillations when operating at a duty cycle greater than 50% with continuous inductor current. This instability is independent of the regulator's closed loop characteristics and is caused by the simultaneous operating conditions of fixed frequency and peak current detecting. Figure 19A shows the phenomenon graphically. At t₀, switch conduction begins, causing the inductor current to rise at a slope of m1. This slope is a function of the input voltage divided by the inductance. At t1, the Current Sense Input reaches the threshold established by the control voltage. This causes the switch to turn off and the current to decay at a slope of m₂, until the next oscillator cycle. The unstable condition can be shown if a perturbation is added to the control voltage, resulting in a small ΔI (dashed line). With a fixed oscillator period, the current decay time is reduced, and the minimum current at switch turn–on (t₂) is increased by $\Delta I + \Delta I m_2/m_1$. The minimum current at the next cycle (t₃) decreases to $(\Delta I +$ $\Delta I m_2/m_1$) (m_2/m_1). This perturbation is multiplied by m_2/m_1 on each succeeding cycle, alternately increasing and decreasing the inductor current at switch turn-on. Several oscillator cycles may be required before the inductor current reaches zero causing the process to commence again. If m₂/m₁ is greater than 1, the converter will be unstable. Figure 19B shows that by adding an artificial ramp that is synchronized with the PWM clock to the control voltage, the ΔI perturbation will decrease to zero on succeeding cycles. This compensating ramp (m₃) must have a slope equal to or slightly greater than m₂/2 for stability. With m₂/2 slope compensation, the average inductor current follows the control voltage, yielding true current mode operation. The compensating ramp can be derived from the oscillator and added to either the Voltage Feedback or Current Sense inputs (Figure 32).

Figure 19. Continuous Current Waveforms





Figure 20. External Clock Synchronization



The diode clamp is required if the Sync amplitude is large enough to cause the bottom side of $\rm C_T$ to go more than 300 mV below ground.

Figure 21. External Duty Cycle Clamp and Multi–Unit Synchronization




Figure 22. Adjustable Reduction of Clamp Level




Figure 23. Soft–Start Circuit





Figure 24. Adjustable Buffered Reduction of Clamp Level with Soft–Start

Vcc 9 Q 7(12) ł 5.0V Ref 8(14) ŚR Bias +c ₹ R _____ 7(11) ± T Q1 Osc 0 4(7) 6(10) ^VClamp S () 1.0 mA Q 5(8) FA 2(3) Comp/Latch 1.0V Ī 3(5) <u>}</u> RS 1(1) 5(9) MPSA63 $\frac{1.67}{\left(\frac{R_2}{R_1}+1\right)}$ Where: 0 \leq V $_{Clamp}$ \leq 1.0 V VClamp $tSoft-Start = - In \left[1 - \frac{VC}{3 VClamp} \right] C \frac{R_1 R_2}{R_1 + R_2}$ VClamp lpk(max) Rs

Figure 25. Current Sensing Power MOSFET



Virtually lossless current sensing can be achieved with the implementation of a SENSEFET power switch. For proper operation during over–current conditions, a reduction of the $l_{pk(max)}$ clamp level must be implemented. Refer to Figures 22 and 24.

Figure 26. Current Waveform Spike Suppression





Figure 27. MOSFET Parasitic Oscillations



Series gate resistor R_g will damp any high frequency parasitic oscillations caused by the MOSFET input capacitance and any series wiring inductance in the gate–source circuit.

Figure 28. Bipolar Transistor Drive

Figure 29. Isolated MOSFET Drive






Figure 30. Latched Shutdown




The MCR101 SCR must be selected for a holding of < 0.5 mA @ T_A(min). The simple two transistor circuit can be used in place of the SCR as shown. All resistors are 10 k.


Figure 31. Error Amplifier Compensation



Error Amp compensation circuit for stabilizing any current mode topology except for boost and flyback converters operating with continuous inductor current.




Error Amp compensation circuit for stabilizing current mode boost and flyback topologies operating with continuous inductor current.




The buffered oscillator ramp can be resistively summed with either the voltage feedback or current sense inputs to provide slope compensation.






All outputs are at nominal load currents, unless otherwise noted

OUTLINE DIMENSIONS



OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and Deportinity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

Customer Focus Center: 1-800-521-6274

Mfax™: RMFAX0@email.sps.mot.com – TOUCHTONE 1–602–244–6609 Motorola Fax Back System – US & Canada ONLY 1–800–774–1848 – http://sps.motorola.com/mfax/

HOME PAGE: http://motorola.com/sps/



Mfax is a trademark of Motorola, Inc.

JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 141, 4–32–1 Nishi–Gotanda, Shagawa–ku, Tokyo, Japan. 03–5487–8488

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298