N-Channel 100 V (D-S) MOSFET

PRODUCT SUMMARY		
V_{DS} (V)	$R_{DS(on)}$ (Ω)	I_D (A)
100	0.250 at V_{GS} = 10 V	1.5

FEATURES

- **Halogen-free According to IEC 61249-2-21 Definition**
- 100 % R_g and UIS Tested
- TrenchFET® Power MOSFET
- Compliant to RoHS Directive 2002/95/EC

RoHS
COMPLIANT
HALOGEN
FREE
Available

TO-236
(SOT-23)



Top View
Si2328DS (D8)*
*Marking Code

Ordering Information: Si2328DS-T1-E3 (Lead (Pb)-free)
Si2328DS-T1-GE3 (Lead (Pb)-free and Halogen-free)

ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C, unless otherwise noted)					
Parameter		**Symbol**	**5 s**	**Steady State**	**Unit**
Drain-Source Voltage		V_{DS}	100		V
Gate-Source Voltage		V_{GS}	± 20		V
Continuous Drain Current (T_J = 150 °C)[a]	T_A = 25 °C	I_D	1.5	1.15	A
	T_A = 70 °C		1.2	0.92	
Pulsed Drain Current[b]		I_{DM}	6		
Avalanche Current[b]	L = 0.1 mH	I_{AS}	6		
Single Avalanche Energy		E_{AS}	1.8		mJ
Continuous Source Current (Diode Conduction)[a]		I_S	0.6		A
Power Dissipation[a]	T_A = 25 °C	P_D	1.25	0.73	W
	T_A = 70 °C		0.80	0.47	
Operating Junction and Storage Temperature Range		T_J, T_{stg}	- 55 to 150		°C

THERMAL RESISTANCE RATINGS					
Parameter		**Symbol**	**Typical**	**Maximum**	**Unit**
Maximum Junction-to-Ambient[a]	t ≤ 5 s	R_{thJA}	80	100	°C/W
	Steady State		130	170	
Maximum Junction-to-Foot	Steady State	R_{thJF}	45	55	

Notes:
a. Surface mounted on 1" x 1" FR4 board.
b. Pulse width limited by maximum junction temperature.

This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000

SPECIFICATIONS (T_A = 25 °C, unless otherwise noted)						
			Limits			
Parameter	**Symbol**	**Test Conditions**	**Min.**	**Typ.**	**Max.**	**Unit**
Static						
Drain-Source Breakdown Voltage	V_{DS}	V_{GS} = 0 V, I_D = 1 mA	100			V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, I_D = 250 µA	2		4	
Gate-Body Leakage	I_{GSS}	V_{DS} = 0 V, V_{GS} = ± 20 V			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS} = 100 V, V_{GS} = 0 V			1	µA
		V_{DS} = 100 V, V_{GS} = 0 V, T_J = 70 °C			75	
On-State Drain Current[a]	$I_{D(on)}$	$V_{DS} \geq$ 15 V, V_{GS} = 10 V	6			A
Drain-Source On-Resistance[a]	$R_{DS(on)}$	V_{GS} = 10 V, I_D = 1.5 A		0.195	0.250	Ω
Forward Transconductance[a]	g_{fs}	V_{DS} = 15 V, I_D = 1.5 A		4		S
Diode Forward Voltage	V_{SD}	I_S = 1 A, V_{GS} = 0 V		0.8	1.2	V
Dynamic[b]						
Total Gate Charge	Q_g	V_{DS} = 50 V, V_{GS} = 10 V, I_D = 1.5 A		3.3	5	nC
Gate-Source Charge	Q_{gs}			0.47		
Gate-Drain Charge	Q_{gd}			1.45		
Gate Resistance	R_g		0.5	1.3	2.4	Ω
Switching						
Turn-On Delay Time	$t_{d(on)}$	V_{DD} = 50 V, R_L = 33 Ω $I_D \cong$ 0.2 A, V_{GEN} = 10 V, R_g = 6 Ω		7	11	ns
Rise Time	t_r			11	17	
Turn-Off Delay Time	$t_{d(off)}$			9	15	
Fall Time	t_f			10	15	
Source-Drain Reverse Recovery Time	t_{rr}	I_F = 1.5 A, dI/dt = 100 A/µs		50	100	

Notes:
a. Pulse test: PW ≤ 300 µs, duty cycle ≤ 2 %.
b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Output Characteristics



Transfer Characteristics

This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



On-Resistance vs. Drain Current



Capacitance



Gate Charge



On-Resistance vs. Junction Temperature



Source-Drain Diode Forward Voltage



On-Resistance vs. Gate-to-Source Voltage

This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Threshold Voltage



Single Pulse Power



Normalized Thermal Transient Impedance, Junction-to-Ambient

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?71796.

This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000

SOT-23 (TO-236): 3-LEAD



Dim	MILLIMETERS		INCHES	
	Min	Max	Min	Max
A	0.89	1.12	0.035	0.044
A_1	0.01	0.10	0.0004	0.004
A_2	0.88	1.02	0.0346	0.040
b	0.35	0.50	0.014	0.020
c	0.085	0.18	0.003	0.007
D	2.80	3.04	0.110	0.120
E	2.10	2.64	0.083	0.104
E_1	1.20	1.40	0.047	0.055
e	0.95 BSC		0.0374 Ref	
e_1	1.90 BSC		0.0748 Ref	
L	0.40	0.60	0.016	0.024
L_1	0.64 Ref		0.025 Ref	
S	0.50 Ref		0.020 Ref	
q	3°	8°	3°	8°
ECN: S-03946-Rev. K, 09-Jul-01 DWG: 5479				

Mounting LITTLE FOOT® SOT-23 Power MOSFETs

Wharton McDaniel

Surface-mounted LITTLE FOOT power MOSFETs use integrated circuit and small-signal packages which have been been modified to provide the heat transfer capabilities required by power devices. Leadframe materials and design, molding compounds, and die attach materials have been changed, while the footprint of the packages remains the same.

See Application Note 826, *Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs*, (http://www.vishay.com/doc?72286), for the basis of the pad design for a LITTLE FOOT SOT-23 power MOSFET footprint . In converting this footprint to the pad set for a power device, designers must make two connections: an electrical connection and a thermal connection, to draw heat away from the package.

The electrical connections for the SOT-23 are very simple. Pin 1 is the gate, pin 2 is the source, and pin 3 is the drain. As in the other LITTLE FOOT packages, the drain pin serves the additional function of providing the thermal connection from the package to the PC board. The total cross section of a copper trace connected to the drain may be adequate to carry the current required for the application, but it may be inadequate thermally. Also, heat spreads in a circular fashion from the heat source. In this case the drain pin is the heat source when looking at heat spread on the PC board.

Figure 1 shows the footprint with copper spreading for the SOT-23 package. This pattern shows the starting point for utilizing the board area available for the heat spreading copper. To create this pattern, a plane of copper overlies the drain pin and provides planar copper to draw heat from the drain lead and start the process of spreading the heat so it can be dissipated into the ambient air. This pattern uses all the available area underneath the body for this purpose.



FIGURE 1. Footprint With Copper Spreading

Since surface-mounted packages are small, and reflow soldering is the most common way in which these are affixed to the PC board, "thermal" connections from the planar copper to the pads have not been used. Even if additional planar copper area is used, there should be no problems in the soldering process. The actual solder connections are defined by the solder mask openings. By combining the basic footprint with the copper plane on the drain pins, the solder mask generation occurs automatically.

A final item to keep in mind is the width of the power traces. The absolute minimum power trace width must be determined by the amount of current it has to carry. For thermal reasons, this minimum width should be at least 0.020 inches. The use of wide traces connected to the drain plane provides a low-impedance path for heat to move away from the device.

RECOMMENDED MINIMUM PADS FOR SOT-23



Recommended Minimum Pads
Dimensions in Inches/(mm)

Return to Index