



Part Number = DA6000M700

Compal Confidential


PBL50 Schematics Document

AMD APU Zacate-FT1 + FCH Hudson-M1 + DGPU Seymour XT-M2

2011-02-15

REV: 0.22

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title	P01-Cover Page
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size B	Document Number
				LA7321P PBL50	
				Date:	Tuesday, February 15, 2011
				Sheet	1 of 46



- RTC CKT page 12
- Power On/Off CKT page 33
- DC/DC CKT page 24, 34
- Power Circuit page 35 ~ 44

- Sub-Board**
- LS-7321P PWR/B & LID page 33
 - LS-7322P Audio Jack & USB page 26

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev
				LA7321P PBL50		0.22
				Date:	Tuesday, February 15, 2011	Sheet 2 of 46

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+APU_CORE	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+APU_CORE_NB	1.0V switched power rail	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDRIII	ON	ON	OFF
+0.75VS	0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.0VS	1.0V switched power rail for NB VDDC & VGA	ON	OFF	OFF
+1.1VS	1.1VS switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON(WOL)	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON
+1.1VALW	1.1V always on power rail	ON	ON	ON*

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

SMBUS Control Table

	SOURCE PU Rail	MIINI1	BATT	APU	FCH	SODIMM	VRAM
EC_SMB_CK1 EC_SMB_DA1	KB930 +3VALW	X	V	X	X	X	X
EC_SMB_CK2 EC_SMB_DA2	KB930	X	X	V +3VS	V	X	V
FCH_SMCLK0 FCH_SMDAT0	FCH +3VS	V	X	X	V	V	X
FCH_SIC FCH_SID	FCH +3VALW	X	X	V Reserve	X	X	X

SCL0, SDA0 (Primary SMBUS in the S0 domain)
 SCL1, SDA1 (Secondary SMBUS supporting ASF)
 SCL2, SDA2 (Primary SMBUS in the S5 domain)
 SCL3, SDA3 (Primary low-voltage SBMBUS for Processor TSI)
 SCL4, SDA4 (Primary SMBUS in the S5 domain)

Symbol Note :



: means Digital Ground



: means Analog Ground

FCH Hudson-M1 USB Port List

USB1.1	
Port0	NC
Port1	NC
USB2.0	
Port0	JUSB1
Port1	JUSB2
Port2	Camera
Port3	JMINI (WLAN)
Port4	Card Reader
Port5	JUSB3
Port6	NC
Port7	NC
Port8	NC
Port9	NC
Port10	NC
Port11	NC
Port12	NC
Port13	NC

Brazos PCIE Port List

APU	PCIE0	GPU PCIE x4
	PCIE1	
	PCIE2	
	PCIE3	
FCH	PCIE0	LAN
	PCIE1	WLAN
	PCIE2	NC
	PCIE3	NC

FCH Hudson-M1 SATA Port List

SATA0	HDD
SATA1	ODD
SATA2	NC
SATA3	NC
SATA4	NC
SATA5	NC

BOM Structure

10G@ : 1.0G CPU (C50)
 15G@ : 1.5G CPU (E240)
 16G@ : 1.6G CPU (E350)
 UMA@ : APU output.
 VGA@ : GPU used.
 LS@ : Level shift used.
 X76@ : VRAM.

X76@L01: Samsung 1G
 X76@L02: Hynix 1G
 X76@L03: Samsung 512M
 X76@L04: Hynix 512M

DIS M/B BOM Config

L01: 16G@/VGA@/LS@ --X76@L04
 L02: 16G@/UMA@/LS@
 L03: 15G@/VGA@/LS@ --X76@L03
 L04: 15G@/UMA@/LS@
 L05: 16G@/VGA@/LS@ --X76@L01
 L06: 15G@/VGA@/LS@ --X76@L02
 L07: 10G@/UMA@/LS@

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title		
				P03-Notes List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev
					LA7321P PBL50	0.22
				Date:	Tuesday, February 15, 2011	Sheet 3 of 46

Power-Up/Down Sequence

- All the ASIC supplies must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred.
- VDDR3 should ramp-up before or simultaneously with VDDC.
- For LVDS, DPx_VDD10 should ramp-up before DPx_VDD18 and the PCIe Reference clock should begin before DPx_VDD18. For power-down, DPx_VDD18 should ramp-down before DPx_VDD10.
- The external pull-ups on the DDC/AUX signals (if applicable) should ramp-up before or after both VDDC and VDD_CT have ramped up.
- VDDC and VDD_CT should not ramp-up simultaneously. (e.g., VDDC should reach 90% before VDD_CT starts to ramp-up (or vice versa).)

VDDR3(3.3VSG)

PCIE_VDDC(1.0V)

VDDR1(1.5VSG)

VDDC/VDDCI(1.12V)

VDD_CT(1.8V)


PERSTb

REFCLK

Straps Reset

Straps Valid

Global ASIC Reset




Without BACO option :

PE_GPIO0 : Low -> Reset dGPU ; High ->Normal operation
 PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON





BACO option :

PE_GPIO0 : High ->Normal operation (dGPU is not reseton BACO mode)
 PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High)

dGPU Power Pins	Voltage	PX 3.0	BACO Mode	Max current
PCIE_PVDD, PCIE_VDDR, TSVDD, VDDR4, VDD_CT, DPE_PVDD, DP[F:E]_VDD18, DP[D:A]_PVDD, DP[D:A]_VDD18, AVDD, VDD1DI, A2VDDQ, VDD2DI, DPLL_PVDD, MPV18, and SPV18	1.8V	OFF	ON	1679mA
DP[F:E]_VDD10, DP[D:A]_VDD10, DPLL_VDDC, and SPV10	1.0V	OFF	ON	575mA
PCIE_VDDC	1.0V	OFF	ON	2A
VDDR3 , and A2VDD	3.3V	OFF	ON	190mA
BIF_VDDC (current consumption = 55mA@1.0V, in BACO mode)	Same as VDDC	OFF	ON Same as PCIE_VDDC	70mA
VDDR1	1.5V	OFF	OFF	2.8A
VDDC/VDDCI	1.12V	OFF	OFF	12.9A












Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P04-dGPU Block Diagram	
Size B	Document Number	Rev		0.22	
	LA7321P PBL50				
Date:	Tuesday, February 15, 2011	Sheet	4	of	46




Security Classification	Compal Secret Data		Title	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Compal Electronics, Inc. P05-FT1 CTRL/DP/CRT Size: Document Number Custom: LA7321P PBL50 Date: Thursday, February 17, 2011 Sheet 5 of 46	

DDR A MA0	R17	M_ADD0	B14	DDR A D0
DDR A MA1	H19	M_ADD1	A15	DDR A D1
DDR A MA2	J17	M_ADD2	A17	DDR A D2
DDR A MA3	H18	M_ADD3	D18	DDR A D3
DDR A MA4	G17	M_ADD4	C14	DDR A D4
DDR A MA5	H15	M_ADD5	C16	DDR A D5
DDR A MA6	H15	M_ADD6	C16	DDR A D6
DDR A MA7	F18	M_ADD7	D16	DDR A D7
DDR A MA8	F19	M_ADD8	C18	DDR A D8
DDR A MA9	E19	M_ADD9	A19	DDR A D9
DDR A MA10	T19	M_ADD10	B21	DDR A D10
DDR A MA11	F17	M_ADD11	D20	DDR A D11
DDR A MA12	E18	M_ADD12	A18	DDR A D12
DDR A MA13	W17	M_ADD13	B18	DDR A D13
DDR A MA14	E16	M_ADD14	A21	DDR A D14
DDR A MA15	G15	M_ADD15	C20	DDR A D15
8.9 DDR A_BS0	R18	M_BANK0	C23	DDR A D16
8.9 DDR A_BS1	T18	M_BANK1	D23	DDR A D17
8.9 DDR A_BS2	F16	M_BANK2	F23	DDR A D18
			F22	DDR A D19
			C22	DDR A D20
			D22	DDR A D21
			F20	DDR A D22
			F21	DDR A D23
			H21	DDR A D24
			H23	DDR A D25
			K22	DDR A D26
			M_DATA26	DDR A D27
			K21	DDR A D28
			C23	DDR A D29
			H20	DDR A D29
			K20	DDR A D30
			K23	DDR A D31
			N23	DDR A D32
			P21	DDR A D33
			M_DATA32	DDR A D34
			T23	DDR A D35
			M_DATA33	DDR A D36
			M20	DDR A D37
			P20	DDR A D37
			R23	DDR A D38
			T22	DDR A D39
			V20	DDR A D40
			V21	DDR A D41
			Y23	DDR A D42
			Y22	DDR A D43
			T21	DDR A D44
			L23	DDR A D45
			W23	DDR A D46
			Y21	DDR A D47
			Y20	DDR A D48
			AB22	DDR A D49
			AC19	DDR A D50
			AA18	DDR A D51
			AA23	DDR A D52
			AA20	DDR A D53
			AB19	DDR A D54
			Y18	DDR A D55
			AC17	DDR A D56
			Y16	DDR A D57
			AB14	DDR A D58
			AC14	DDR A D59
			AC18	DDR A D60
			AB18	DDR A D61
			AB15	DDR A D62
			AC15	DDR A D63
			M_DATA40	DDR A D64
			V21	DDR A D65
			Y23	DDR A D66
			Y22	DDR A D67
			T21	DDR A D68
			L23	DDR A D69
			W23	DDR A D70
			Y21	DDR A D71
			Y20	DDR A D72
			AB22	DDR A D73
			AC19	DDR A D74
			AA18	DDR A D75
			AA23	DDR A D76
			AA20	DDR A D77
			AB19	DDR A D78
			Y18	DDR A D79
			AC17	DDR A D80
			Y16	DDR A D81
			AB14	DDR A D82
			AC14	DDR A D83
			AC18	DDR A D84
			AB18	DDR A D85
			AB15	DDR A D86
			AC15	DDR A D87
			M_DATA40	DDR A D88
			V21	DDR A D89
			Y23	DDR A D90
			Y22	DDR A D91
			T21	DDR A D92
			L23	DDR A D93
			W23	DDR A D94
			Y21	DDR A D95
			Y20	DDR A D96
			AB22	DDR A D97
			AC19	DDR A D98
			AA18	DDR A D99
			AA23	DDR A D100
			AA20	DDR A D101
			AB19	DDR A D102
			Y18	DDR A D103
			AC17	DDR A D104
			Y16	DDR A D105
			AB14	DDR A D106
			AC14	DDR A D107
			AC18	DDR A D108
			AB18	DDR A D109
			AB15	DDR A D110
			AC15	DDR A D111
			M_DATA40	DDR A D112
			V21	DDR A D113
			Y23	DDR A D114
			Y22	DDR A D115
			T21	DDR A D116
			L23	DDR A D117
			W23	DDR A D118
			Y21	DDR A D119
			Y20	DDR A D120
			AB22	DDR A D121
			AC19	DDR A D122
			AA18	DDR A D123
			AA23	DDR A D124
			AA20	DDR A D125
			AB19	DDR A D126
			Y18	DDR A D127
			AC17	DDR A D128
			Y16	DDR A D129
			AB14	DDR A D130
			AC14	DDR A D131
			AC18	DDR A D132
			AB18	DDR A D133
			AB15	DDR A D134
			AC15	DDR A D135
			M_DATA40	DDR A D136
			V21	DDR A D137
			Y23	DDR A D138
			Y22	DDR A D139
			T21	DDR A D140
			L23	DDR A D141
			W23	DDR A D142
			Y21	DDR A D143
			Y20	DDR A D144
			AB22	DDR A D145
			AC19	DDR A D146
			AA18	DDR A D147
			AA23	DDR A D148
			AA20	DDR A D149
			AB19	DDR A D150
			Y18	DDR A D151
			AC17	DDR A D152
			Y16	DDR A D153
			AB14	DDR A D154
			AC14	DDR A D155
			AC18	DDR A D156
			AB18	DDR A D157
			AB15	DDR A D158
			AC15	DDR A D159
			M_DATA40	DDR A D160
			V21	DDR A D161
			Y23	DDR A D162
			Y22	DDR A D163
			T21	DDR A D164
			L23	DDR A D165
			W23	DDR A D166
			Y21	DDR A D167
			Y20	DDR A D168
			AB22	DDR A D169
			AC19	DDR A D170
			AA18	DDR A D171
			AA23	DDR A D172
			AA20	DDR A D173
			AB19	DDR A D174
			Y18	DDR A D175
			AC17	DDR A D176
			Y16	DDR A D177
			AB14	DDR A D178
			AC14	DDR A D179
			AC18	DDR A D180
			AB18	DDR A D181
			AB15	DDR A D182
			AC15	DDR A D183
			M_DATA40	DDR A D184
			V21	DDR A D185
			Y23	DDR A D186
			Y22	DDR A D187
			T21	DDR A D188
			L23	DDR A D189
			W23	DDR A D190
			Y21	DDR A D191
			Y20	DDR A D192
			AB22	DDR A D193
			AC19	DDR A D194
			AA18	DDR A D195
			AA23	DDR A D196
			AA20	DDR A D197
			AB19	DDR A D198
			Y18	DDR A D199
			AC17	DDR A D200
			Y16	DDR A D201
			AB14	DDR A D202
			AC14	DDR A D203
			AC18	DDR A D204
			AB18	DDR A D205
			AB15	DDR A D206
			AC15	DDR A D207
			M_DATA40	DDR A D208
			V21	DDR A D209
			Y23	DDR A D210
			Y22	DDR A D211
			T21	DDR A D212
			L23	DDR A D213
			W23	DDR A D214
			Y21	DDR A D215
			Y20	DDR A D216
			AB22	DDR A D217
			AC19	DDR A D218
			AA18	DDR A D219
			AA23	DDR A D220
			AA20	DDR A D221
			AB19	DDR A D222
			Y18	DDR A D223
			AC17	DDR A D224
			Y16	DDR A D225
			AB14	DDR A D226
			AC14	DDR A D227
			AC18	DDR A D228
			AB18	DDR A D229
			AB15	DDR A D230
			AC15	DDR A D231
			M_DATA40	DDR A D232
			V21	DDR A D233
			Y23	DDR A D234
			Y22	DDR A D235
			T21	DDR A D236
			L23	DDR A D237
			W23	DDR A D238
			Y21	DDR A D239
			Y20	DDR A D240
			AB22	DDR A D241
			AC19	DDR A D242
			AA18	DDR A D243
			AA23	DDR A D244
			AA20	DDR A D245
			AB19	DDR A D246
			Y18	DDR A D247
			AC17	DDR A D248
			Y16	DDR A D249
			AB14	DDR A D250
			AC14	DDR A D251
			AC18	DDR A D252
			AB18	DDR A D253
			AB15	DDR A D254
			AC15	DDR A D255
			M_DATA40	DDR A D256
			V21	DDR A D257
			Y23	DDR A D258
			Y22	DDR A D259
			T21	DDR A D260
			L23	DDR A D261
			W23	DDR A D262
			Y21	DDR A D263
			Y20	DDR A D264
			AB22	DDR A D265
			AC19	DDR A D266
			AA18	DDR A D267
			AA23	DDR A D268
			AA20	DDR A D269
			AB19	DDR A D270
			Y18	DDR A D271
			AC17	DDR A D272
			Y16	DDR A D273
			AB14	DDR A D274
			AC14	DDR A D275
			AC18	DDR A D276
			AB18	DDR A D277
			AB15	DDR A D278
			AC15	DDR A D279
			M_DATA40	DDR A D280
			V21	DDR A D281
			Y23	DDR A D282
			Y22	DDR A D283
			T21	DDR A D284
			L23	DDR A D285
			W23	DDR A D286
			Y21	DDR A D287
			Y20	DDR A D288
			AB22	DDR A D289
			AC19	DDR A D290
			AA18	DDR A D291
			AA23	DDR A D292
			AA20	DDR A D293
			AB19	DDR A D294
			Y18	DDR A D295
			AC17	DDR A D296
			Y16	DDR A D297
			AB14	DDR A D298
			AC14	DDR A D299
			AC18	DDR A D300
			AB18	DDR A D301
			AB15	DDR A D302
			AC15	DDR A D303
			M_DATA40	DDR A D304
			V21	DDR A D305
			Y23	DDR A D306
			Y22	DDR A D307
			T21	DDR A D308
			L23	DDR A D309
			W23	DDR A D310
			Y21	DDR A D311
			Y20	DDR A D312
			AB22	DDR A D313
			AC19	DDR A D314
			AA18	DDR A D315
			AA23	DDR A D316
			AA20	DDR A D317
			AB19	DDR A D318
			Y18	DDR A D319
			AC17	DDR A D320
			Y16	DDR A D321
			AB14	DDR A D322
			AC14	DDR A D323
			AC18	DDR A D324
			AB18	DDR A D325
			AB15	DDR A D326
			AC15	DDR A D327
			M_DATA40	DDR A D328
			V21	DDR A D329
			Y23	DDR A D330
			Y22	DDR A D331
			T21	DDR A D332
			L23	DDR A D333
			W23	DDR A D334
			Y21	DDR A D335
			Y20	DDR A D336
			AB22	DDR A D337
			AC19	DDR A D338
			AA18	DDR A D339







Power Cap. Summary

- APU**
- S POLY C 330U 2.5V M D2E TPE LESR9M H1.8 ---->+APU_CORE(Qty : 3) Unpop:2
- S A-P_CAP 390U 2.5V M 6.3X5.7 LESR10M VU ---->+APU_CORE(Qty : 2)
- S POLY C 330U 2.5V Y D2 LESR9M EEF5 H1.9 ---->+APU_CORE_NB(Qty : 1)
- S A-P_CAP 390U 2.5V M 6.3X5.7 LESR10M VU ---->+APU_CORE_NB(Qty : 1)
- S A-P_CAP 390U 2.5V M 6.3X5.7 LESR10M VU ---->+1.5V(Qty : 1)
- S A-P_CAP 390U 2.5V M 6.3X5.7 LESR10M VU ---->+1.05VS(Qty : 1)
- S A-P_CAP 390U 2.5V M 6.3X5.7 LESR10M VU ---->+1.8VS(Qty : 1)
- DDR3 Socket**
- S POLY C 330U 2V M X LESR6M SX H1.9 ---->+1.5V(Qty : 1)
- FCH**
- S POLY C 330U 2.5V Y D2 LESR9M EEF5 H1.9 ---->+1.1VS(Qty : 1) UMA unpop
- GPU**
- S POLY C 330U 2V M X LESR6M SX H1.9 ---->+VGA_CORE(Qty : 2) Unpop:1
- S A-P_CAP 390U 2.5V M 6.3X5.7 LESR10M VU ---->+VGA_CORE(Qty : 1)
- S A-P_CAP 390U 2.5V M 6.3X5.7 LESR10M VU ---->+1.5VSG(Qty : 1)
- USB**
- S A-P_CAP 220U 6.3V M C45 R17M SVPE H4.4 ---->+USB_VCCA(Qty : 1)








$(390\mu F \cdot 2.5V \cdot 6.3 \times 5.7 \cdot ESR10m) * 1 = (SF000002000)$



Place near JDIMM2



DDR3 SO-DIMM A H:5.2mm
Standard Typ

Security Classification	Compal Secret Data			Title	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	P08-DDR3 SODIMM-I Socket	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.22
				Date:	Wednesday, February 16, 2011
				Sheet	8 of 46



SKU_ID (GPIO189)	SKU_ID : 1->VGA* 0->UMA	GPIO	189	190	191
PX_FN (GPIO190)	PX_Function : 1->PX Enable* 0->PX Disable	UMA	0	0	1
PX_SEL (GPIO191)	PX_SEL : 1->PX 3.0* 0->PX 4.0	DISO	1	0	1
		PX3.0	1	1	1
		PX4.0	1	1	0

Do not Use In PBL50/60/70




21807-A11-HUDSON-M1_FCBGA605

Security Classification	Compal Secret Data	
Issued Date	2010/11/25	Deciphered Date
		2011/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.			
Title			
P13-FCH HDA/USB/ACPI			
Size	Document Number		Rev
Custom	LA7321P PBL50		0.22
Date:	Thursday, February 17, 2011	Sheet	13 of 46



Security Classification	Compal Secret Data		
Issued Date	2010/11/25	Deciphered Date	2011/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.			
P15-FCH PWR			
Title	Size	Document Number	Rev
	Custom	LA7321P PBL50	0.22
Date:	Thursday, February 17, 2011		
Sheet	15 of 46		



REQUIRED STRAPS

Check Internal PU/PD

PULL HIGH	PCI_CLK2	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	RTC_CLK	EC_PWM2 EC_PWM3
	WATCHDOG TIMER ENABLE	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAP	NON Fusion CLOCK Mode	Internal EC ENABLE	Internal CLKGEN Mode DEFAULT	S5 PLUS MODE DISABLED DEFAULT	LPC ROM (H,L) *
PULL LOW	WATCHDOG TIMER DISABLE DEFAULT	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	Fusion CLOCK Mode DEFAULT	Internal EC DISABLE DEFAULT	External CLKGEN Mode	S5 PLUS MODE ENABLED	SPI ROM(L,H)




DEBUG STRAPS

FCH M1 HAS 15K INTERNAL PU FOR PCI_AD[27:23]

PULL HIGH	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23 Enable ROM Straps
	USE internal PLL generated PLL CLK DEFAULT	ILA AUTORUN Disabled DEFAULT	Selects FC PLL DEFAULT	Disable I2C ROM DEFAULT	Required Setting DEFAULT
PULL LOW	BYPASS PCI PLL	ILA AUTORUN Enabled	FC PLL bypassed	Getting Value from I2C EPROM	Reserved


Check AD29,AD28 strap function

check default



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title P16-FCH-VSS/Strap		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA7321P PBL50	Rev 0.22
				Date:	Wednesday, February 16, 2011	Sheet 16 of 46

GFX PCIE LANE REVERSAL





AH16
Accessible for "Test Purposes"
Connect to GND for "Normal Operation"




Seymour XT P/N: SA000047H10 (S IC 216-0809000 A11 SEYMOUR XT M2)

add for VB support.







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title P17-Vancouver_PCIE / LVDS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA7321P PBL50
				Date	Wednesday, February 16, 2011
				Sheet	17 of 46

Strap Name	Pin	Straps description <all internal PD>	Setting
VGA_DIS	GPIO9	VGA Disable determines 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0
TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)	1
CONFIG[2] CONFIG[1] CONFIG[0]	GPIO13 GPIO12 GPIO11	GPIO13,12,11 (config 2,1,0) - a) If BIOS_ROM_EN = 1, then Config[3:0] defines the ROM type. b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. 128 MB 000 256 MB 001 64 MB 010	001
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0: Disable, 1: Enable	0
AUD[1] AUD[0]	HSYNC VSYNC	00: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	11
BIF_GEN2_EN	GPIO2	0= Advertises the PCIe device as 2.5 GT/s capable at power-on 1= Advertises the PCIe device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	1
RESERVED	HSYNC GENLK_CLK GPIO8 GPIO21 GENERICC GPIO5	Internal use only. THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET. The pad may be left unconnected	DNI






VRAM	Location	VRAM_ID3	VRAM_ID2	VRAM_ID1	VRAM_ID0
Samsung 1G	X76L01	0	0	0	1
Hynix 1G	X76L02	0	1	0	1
Samsung 512M	X76L03	0	0	0	0
Hynix 512M	X76L04	0	1	0	0



Security Classification	Compal Secret Data	2011/12/31	2011/12/31
Issued Date	Deciphered Date	Title	
2010/11/25		P18-Vancouver Strape/DP/HDMI/CRT	
This sheet of engineering drawing is the PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Rev
Customer	LA7321P PBL50	18	022
Date:	Friday, February 18, 2011	Sheet	18 of 46

Robson, Seymour only support single channel memory (channel B only)








DDR2 GDDR3/GDDR5 DDR3	DDR2 GDDR3/GDDR3 DDR3	
C37	NC_DDA0_0/DDA_0	NC_MAA0_0/MAA_0
C36	NC_DDA0_1/DDA_1	NC_MAA0_1/MAA_1
A35	NC_DDA0_2/DDA_2	NC_MAA0_2/MAA_2
E34	NC_DDA0_3/DDA_3	NC_MAA0_3/MAA_3
C32	NC_DDA0_4/DDA_4	NC_MAA0_4/MAA_4
D33	NC_DDA0_5/DDA_5	NC_MAA0_5/MAA_5
F32	NC_DDA0_6/DDA_6	NC_MAA0_6/MAA_6
C31	NC_DDA0_7/DDA_7	NC_MAA0_7/MAA_7
D31	NC_DDA0_8/DDA_8	NC_MAA1_0/MAA_8
F30	NC_DDA0_9/DDA_9	NC_MAA1_1/MAA_9
A30	NC_DDA0_10/DDA_10	NC_MAA1_2/MAA_10
F29	NC_DDA0_11/DDA_11	NC_MAA1_3/MAA_11
E28	NC_DDA0_12/DDA_12	NC_MAA1_4/MAA_12
C28	NC_DDA0_13/DDA_13	NC_MAA1_5/MAA_13_BA2
A28	NC_DDA0_14/DDA_14	NC_MAA1_6/MAA_14_BA0
E28	NC_DDA0_15/DDA_15	NC_MAA1_7/MAA_15_BA1
D27	NC_DDA0_16/DDA_16	
F26	NC_DDA0_17/DDA_17	NC_WCKA0_0/DOMA_0
C26	NC_DDA0_18/DDA_18	NC_WCKA0_1/DOMA_1
A26	NC_DDA0_19/DDA_19	NC_WCKA0_2/DOMA_2
E26	NC_DDA0_20/DDA_20	NC_WCKA0_3/DOMA_3
C24	NC_DDA0_21/DDA_21	NC_WCKA1_0/DOMA_4
A24	NC_DDA0_22/DDA_22	NC_WCKA1_1/DOMA_5
E24	NC_DDA0_23/DDA_23	NC_WCKA1_2/DOMA_6
C22	NC_DDA0_24/DDA_24	NC_WCKA19_1/DOMA_7
A22	NC_DDA0_25/DDA_25	NC_WCKA19_2/DOMA_8
F22	NC_DDA0_26/DDA_26	NC_EDCA0_0/QSA_0/RDOSA_0
D21	NC_DDA0_27/DDA_27	NC_EDCA0_1/QSA_1/RDOSA_1
F20	NC_DDA0_28/DDA_28	NC_EDCA0_2/QSA_2/RDOSA_2
E20	NC_DDA0_29/DDA_29	NC_EDCA0_3/QSA_3/RDOSA_3
C19	NC_DDA0_30/DDA_30	NC_EDCA1_0/QSA_4/RDOSA_4
E18	NC_DDA0_31/DDA_31	NC_EDCA1_1/QSA_5/RDOSA_5
A18	NC_DDA0_32/DDA_32	NC_EDCA1_2/QSA_6/RDOSA_6
C18	NC_DDA0_33/DDA_33	NC_EDCA1_3/QSA_7/RDOSA_7
D17	NC_DDA1_2/DDA_34	NC_DDBIA0_0/QSA_0B/WDOSA_0
A16	NC_DDA1_3/DDA_35	NC_DDBIA0_1/QSA_1B/WDOSA_1
E16	NC_DDA1_4/DDA_36	NC_DDBIA0_2/QSA_2B/WDOSA_2
D15	NC_DDA1_5/DDA_37	NC_DDBIA0_3/QSA_3B/WDOSA_3
C15	NC_DDA1_6/DDA_38	NC_DDBIA0_4/QSA_4B/WDOSA_4
E14	NC_DDA1_7/DDA_39	NC_DDBIA1_0/QSA_5B/WDOSA_5
F14	NC_DDA1_8/DDA_40	NC_DDBIA1_1/QSA_6B/WDOSA_6
D13	NC_DDA1_9/DDA_41	NC_DDBIA1_2/QSA_7B/WDOSA_7
E12	NC_DDA1_10/DDA_42	NC_DDBIA1_3/QSA_8B/WDOSA_8
A12	NC_DDA1_11/DDA_43	NC_ADBIA0_0/ODTA_0
C11	NC_DDA1_12/DDA_44	NC_ADBIA0_1/ODTA_1
D11	NC_DDA1_13/DDA_45	
A10	NC_DDA1_14/DDA_46	NC_CLKA0
C10	NC_DDA1_15/DDA_47	NC_CLKA0B
G10	NC_DDA1_16/DDA_48	NC_CLKA1
H10	NC_DDA1_17/DDA_49	NC_CLKA1B
J10	NC_DDA1_18/DDA_50	NC_CLKA1B
K10	NC_DDA1_19/DDA_51	NC_RASA0B
L10	NC_DDA1_20/DDA_52	NC_RASA1B
M10	NC_DDA1_21/DDA_53	NC_RASA0B
N10	NC_DDA1_22/DDA_54	NC_RASA1B
P10	NC_DDA1_23/DDA_55	NC_CASA0B
Q10	NC_DDA1_24/DDA_56	NC_CASA1B
R10	NC_DDA1_25/DDA_57	
S10	NC_DDA1_26/DDA_58	NC_CSA0B_0
T10	NC_DDA1_27/DDA_59	NC_CSA0B_1
V10	NC_DDA1_28/DDA_60	NC_CSA1B_0
W10	NC_DDA1_29/DDA_61	NC_CSA1B_1
X10	NC_DDA1_30/DDA_62	
Y10	NC_DDA1_31/DDA_63	
Z10	NC_DDA1_31/DDA_63	
A11	NC_MVREFDA	NC_CKEA0
B11	NC_MVREFSA	NC_CKEA1
C11	NC_MEM_CALRND	
D11	NC_MEM_WEA0B	NC_MEM_WEA1B
E11	NC_MEM_CALRND	
F11	NC_MEM_WEA0B	
G11	NC_MEM_CALRND	
H11	NC_MEM_WEA0B	
I11	NC_MEM_CALRND	
J11	NC_MEM_WEA0B	
K11	NC_MEM_CALRND	
L11	NC_MEM_WEA0B	
M11	NC_MEM_CALRND	
N11	NC_MEM_WEA0B	
O11	NC_MEM_CALRND	
P11	NC_MEM_WEA0B	
Q11	NC_MEM_CALRND	
R11	NC_MEM_WEA0B	
S11	NC_MEM_CALRND	
T11	NC_MEM_WEA0B	
V11	NC_MEM_CALRND	
W11	NC_MEM_WEA0B	
X11	NC_MEM_CALRND	
Y11	NC_MEM_WEA0B	
Z11	NC_MEM_CALRND	





216-0809000 A1 SEYMOUR XT M2 T88

216-0809000 A1 SEYMOUR XT M2 T88


Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2010/11/25	Deciphered Date	2011/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Doc No	Document Number		P19-Vancouver_Memory	
Rev	Rev		LA7321P PBL50	
Date	Tuesday, February 15, 2011	Sheet	19	of 46






Security Classification	Compal Secret Data		Title	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	P22-VRAM DDR3 / Channel B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTOMER TO THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Date	Sheet	Rev
Custom	LA7321P PBL50	Thursday, February 17, 2011	22	0.22

For PX sequence, >1mS delay is required between PE_GPIO1 and VGA_PWR_ON



Power Sequence of Whistler and Seymour





VGA Muxless with BACO Status Mapping table


	Normal mode	BACO mode
PX_EN	0	1
1.5_VDDC_PWREN	1	0
VDDC_EN	1	0
1.0_EN	0	1
+3.3VSG	ON	ON
+1.8VSG	ON	ON
+1.0VSG	ON	ON
+VGA_CORE	ON	OFF
+1.5VSG	ON	OFF
+BIF_VDDC	+VGA_CORE	+1.0VSG

VGA Power Enable Signal Mapping table


VGA_PWR_ON source signal	Graville	Whistler and Seymour
INT_VGAPWR_ON	VGA_PWR_ON	SUSP#
+3.3VSG	VGA_PWR_ON	VGA_PWR_ON
+1.8VSG	VGA_PWR_ON	VGA_PWR_ON
+1.0VSG	VGA_PWR_ON	VGA_PWR_ON
+VDDCI	VGA_PWR_ON	Combine with +VGA_CORE
+VGA_CORE	VGA_PWR_ON	1.5_VDDC_PWREN
+1.5VSG	VGA_PWR_ON	1.5_VDDC_PWREN




+3.3VS TO +3.3VSG





+1.8VS TO +1.8VSG



+1.5V TO +1.5VSG



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P24-VGA DC Interface	
Size	Custom	Document Number	LA7321P PBL50	Rev	0.22
Date:	Tuesday, February 15, 2011	Sheet	24	of	46





For EMI
20mil

40mil

20mil

10mil




10mil



For EMI (on MIC and Headphone AGND to connected with DGND)

Security Classification	Compal Secret Data			Title	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P26-HD CODEC ALC269	
Size	Document Number	Rev			
Custom	LA7321P PBL50	0.22			
Date:	Thursday, February 17, 2011	Sheet	26	of 46	




Mini-Express Card for WLAN/WiMAX(Half)



Reserve for SW mini-pcie debug card. Series resistors closed to KBC side.

LPC_FRAME# R	R1573	1	2	0.0402_5%	LPC_FRAME#	12.30
LPC_AD3# R	R1574	1	2	0.0402_5%	LPC_AD3	12.30
LPC_AD2# R	R1576	1	2	0.0402_5%	LPC_AD2	12.30
LPC_AD1# R	R1578	1	2	0.0402_5%	LPC_AD1	12.30
LPC_AD0# R	R1579	1	2	0.0402_5%	LPC_AD0	12.30
PLT_RST# R	R1580	1	2	0.0402_5%	PLT_RST#	12.30
CLK_PCIE_DB					CLK_PCIE_DB	12


LED




For ESD.
Cap to LED gap is 1.2mm.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P28-Mini PCIE/LED LA7321P PBL50 Rev 0.22
Date:	Friday, February 18, 2011	Sheet	28	of 46

SATA HDD Conn.






SATA ODD FFC Conn.




Security Classification	Compal Secret Data		Title	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	P29-HDD & ODD CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B Document Number LA7321P PBL50 Date: Thursday, February 17, 2011 Sheet 29 of 46 Rev 0.22

ID	BRD ID	Ra	Rb	Vab
0	R01 SR	100K	0	0V
1	R02 ER	100K	8.2K	0.25V
2	R10 PR	100K	18K	0.5V
3		100K	33K	0.82V




FOR EC 128KB SPI ROM (150mil PACKAGE) SA00002C100




Security Classification		Compal Secret Data		Title	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	P30-BIOS & EC KB930	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Rev	
	LA7321P PBL50	Thursday, February 17, 2011		0.22	
				Sheet	30 of 46

INT_KBD Conn.



KSI[0..7] 14,30
 KSO[0..15] 30



CONN PIN define need double check



To TP/B Conn.



Security Classification		Compal Secret Data		Title	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	P31-KB /SW/TP/Lid	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				B	0.22
				Date:	Sheet
				Tuesday, February 15, 2011	31 of 46

Compal Electronics, Inc.






Document Number

LA7321P PBL50





Tuesday, February 15, 2011

Sheet 31 of 46

Left USB1 Conn.




Left USB2 Conn.





EMI request

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.22
				Document Number	LA7321P PBL50
				Date:	Thursday, February 17, 2011
				Sheet	32 of 46








+5VALW TO +5VS




+1.1VALW TO +1.1VS



+3VALW TO +3VS



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title	
				P34-DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number	Rev	
		Customer	LA7321P PBL50	0.22	
		Date:	Thursday, February 17, 2011	Sheet	34 of 46



(B+ 6A,240mils ,Via NO.= 12)

2S: Float
3S: GND


PC120 must close EC pin.

CP= 85%*I_{ada};
 I_{ada}=0~4.737A (90W); CP=4.03A; where R_{acdet}=0.020ohm, where R_{top}=12.4K
 90W for Dis: R_{top}:SD00000AJ80
 I_{ada}=0~3.421A (65W); CP=2.91A; where R_{acdet}=0.020ohm, where R_{top}=226K
 65W for UMA: R_{top}:SD034226380
 Astro2010_01_15 need confirm P/N

CP mode
 $V_{aclim} = V_{REF} * (R_{bot} / (R_{internal} / (R_{top} / (R_{internal} + R_{bot} / R_{internal})))$
 when 90W $V_{aclim} = 2.39 * (20K / (152K / (20K / (152K + 12.4K / 152K))) = 1.44966V$
 when 65W $V_{aclim} = 2.39 * (20K / (152K / (20K / (152K + 226K / 152K))) = 0.38914V$
 $I_{input} = (1 / R_{acdet}) * ((0.05 * V_{aclim} / V_{REF} + 0.05))$
 when 90W, $I_{input} = (1 / 0.02) * (0.05 * 1.44966 / 2.39 + 0.05) = 4.02A$
 when 65W, $I_{input} = (1 / 0.02) * (0.05 * 0.38914 / 2.39 + 0.05) = 2.92A$


CC=0.25A~3A
 IREF=1.016*I_{charge}
 IREF=0.254V~3.048V
 VCHLIM need over 95mV

CHGVADJ=(V _{cell} -4)/0.10627	
V _{cell}	CHGVADJ
4V	0V
4.2V	1.882V




Security Classification		Compal Secret Data	
Issued Date	2009/01/23	Deciphered Date	2010/01/23
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.		
Title CHARGER		
Size	Document Number NCL61 LA-6321P M/B	Rev 0.22
Date:	Wednesday, February 16, 2011	Sheet 36 of 44




EC:+3VL, reserve PR319, install PR318, PR320 100K
 EC:+3VALW, reserve PR318, install PR319, PR320 42.2K

Security Classification	Compal Secret Data		
Issued Date	2007/08/02	Deciphered Date	2008/08/02
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			




Title			
3.3VALWP/5VALWP			
Size	Document Number	Rev	
Custort	LAXXXX	0.22	
Date:	Wednesday, February 16, 2011	Sheet	37 of 44





<Vo=1.8V> VFB=0.6V
 $V_o = V_{FB} * (1 + PR401 / PR402) = 0.6 * (1 + 20K / 10K) = 1.8V$


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8VSP	
Size	Document Number			Rev	
	NCL61 LA-6321P M/B			0.22	
Date:	Tuesday, February 15, 2011	Sheet	38	of	44



Security Classification		Compal Secret Data		Title	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	+1.5VP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LAXXXX	
				Date:	Wednesday, February 16, 2011
				Sheet	39 of 44
				Rev	0.22




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	PWR+1.1VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LAXXXX
				Date:	Wednesday, February 16, 2011
				Sheet	40 of 44
				Rev	0.22




+0.75VSP (2A, 80mils, Via NO. = 4)

+1.1VALW TO +1.05VSP




+1.05VSP (5A, 200mils, Via NO.=10)

Need to confirm with HW power sequence.




+1.0VSP (2.5A, 100mils, Via NO. = 5)

Security Classification	Compal Secret Data		Title	
Issued Date	2006/11/23	Deciphered Date	2007/11/23	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR 0.75VSP +1.05VSP LAXXXX Date: Wednesday, February 16, 2011 Sheet 41 of 44




12,23,41,44 VGA_PWRGD

28,30,34,38 SUSP#



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8VSP	
Size	Document Number			Rev	
	NCL61 LA-6321P M/B			0.22	
Date:	Tuesday, February 15, 2011	Sheet	42	of	44



(14A, 560mils, via no = 28)


+CPU_CORE
 I_{max}=7.7A
 I_{peak}=11A
 I_{ocp}(minimum)=13.2A
 DCR=4.2mohm
 R_{dson} = 7mohm

10uF_0603 * 7
 1uF_0402 * 4
 0.1uF_0402 * 5
 180P_0402 * 2
 390uF * 3
 Reserve 330uF * 2


(10A, 400mils, via no = 20)

+CPU_CORE_NB
 I_{max}=7A
 I_{peak}=10A
 I_{ocp}(minimum)=12A
 DCR=10mohm
 R_{dson} = 22mohm

10uF_0603 * 6
 1uF_0402 * 5
 0.1uF_0402 * 4
 180P_0402 * 2
 390uF * 1
 Reserve 390uF



POWER SEQUENCE



Security Classification		Control Release Date	
Classified	2011/05	Declassified	2019/01
<small> ALL RIGHTS OF INFORMATION CONTAINED HEREIN ARE RESERVED BY COMPTON ELECTRONICS, INC. AND ITS AFFILIATED COMPANIES. THIS DOCUMENT IS UNCLASSIFIED AND CONTROLLED UNDER THE COMPTON ELECTRONICS INFORMATION SECURITY POLICY. ALL INFORMATION CONTAINED HEREIN IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE. </small>		<small> LA-6681P </small>	<small> 1 </small>
<small> MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPTON ELECTRONICS, INC. </small>		<small> Compton Electronics </small>	<small> 1 </small>

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P30	KB930	2010/12/16	COMPAL	Power button no function.	Add R1621 pull up to +3VALW.	0.12
2	P31	TP button	2010/12/16	COMPAL	SWS, SW6 footprint error	Modify SWS, SW6 symbol.	0.12
3	P33	Fan Connector	2010/12/16	COMPAL	Fan no function.	Modify Fan connector pin define.	0.12
4	P35 ~ P44	Power schematic update	2010/12/16	COMPAL		Power schematic update	0.12
5	P30	KB930	2010/12/17	COMPAL	Modify board ID for ER phase.	Change R1606 from 0 ohm to 8.2K ohm.	0.12
6	P5	FCH THERMTRIP	2010/12/17	COMPAL	Modify BOM structure of thermtrip circuit. For FCH spec.	Change Q79 and R424 to unpop and change R427 to pop.	0.12
7							
8	P30	KB930	2010/12/17	COMPAL	Vendor's recommend for XCLK0 signal.	Add R1669 and C129.	0.12
9	P14	FCH SPI	2010/12/21	COMPAL	Add U11 circuit for flash BIOS crisis circuit.	Add U11 circuit.	0.12
10	P8	DDR3 80-DIMM1	2010/12/21	COMPAL	Reserve R155, R152 for DDR3 DIMM1. (SA)		0.12
11	P33	Screw hole	2010/12/22	COMPAL	Thermal issue, modify H22.	Modify H22 to 7.0.	0.13
12	P35 ~ P44	Power schematic update	2010/12/22	COMPAL		Power schematic update	0.13
13	P12	FCH RTC	2010/12/23	COMPAL	Customer requirement for clear CMOS	Change R865 to Jump.	0.13
14	P28	WLAN & LED	2010/12/23	COMPAL	For ESD solution on LED.	Add C1644-C1648.	0.13
15	P26	Audio Codec	2010/12/24	COMPAL	For EMI solution on DMIC CLK.	Change R1544 to L124.	0.13
16	P30	KB930	2010/12/24	COMPAL	For EMI solution on SPI CLK.	Change R1631 to L125 and pop R180 and C1535.	0.13
17	P14	FCH SPI	2010/12/24	COMPAL		Modify Crisis circuit.	0.13
18	P10	CRT	2010/12/24	COMPAL	For ESD solution on CRT.	Pop D1, D2, D16, D18	0.13
19	P35 ~ P44	Power schematic update	2010/12/24	COMPAL		Power schematic update	0.13
20	P25	LAN	2010/12/24	COMPAL		Reserve J1 jump for LAN power.	0.13
21	P14	FCH SPI	2010/12/25	COMPAL	For EMI requirement.	Reserve R181, C130 close to U32.	0.13
22	P25	LAN	2010/12/27	COMPAL	For LAN power discharge.	Add R1113, Q62.	0.13
23	P25	LAN	2010/12/27	COMPAL	Prevent LAN wake up signal fo floating.	Add R553 pull down to GND.	0.13
24	P25	LAN	2010/12/27	COMPAL	For ESD requirement.	Change R549, R1529, R1530, R552 to 0603 size.	0.13
25	P34	DC to DC	2010/12/27	COMPAL	For Power sequence.	Change R1103 from 100K to 47K.	0.13
26	P11	HDMI	2010/12/28	COMPAL	For EMI requirement.	Modify L11-L14 circuit and remove un-LS circuit.	0.13
27	P12, 18, 25	Crystal	2010/12/29	COMPAL	For Vendor recommend.	Modify C35, C66, C67, C1633, C1634.	0.2
28	P26	Audio Codec	2010/12/30	COMPAL	For EMI Requirement.	Unpop R1556, R1557, R1558, R1559.	0.2
29	P30	KB930	2010/12/31	COMPAL	Change ROM footprint.	Change U48 footprint.	0.2
30	P16	FCH Strap	2010/12/31	COMPAL	Change FCH Strap for SPI-ROM	Pop R594, R602; Unpop R601, R550.	0.2
31	P18	Seymour Strap	2011/01/10	COMPAL	For AMD requirement.	Unpop R21, R22.	0.21
32	P34	DC to DC	2011/01/11	COMPAL	For +1.8VS discharge issue.	Add Q81, R1138.	0.21
33	P13	FCH HDA/USB/ACPI	2011/02/11	COMPAL	For RSMRST pluse issue	Change R606 from 2.2k ohm to 150 ohm	0.22
34	P30	EC	2011/02/11	COMPAL	For MB Board ID	Change R1606 to 18K	0.22
35	P10	CRT	2011/02/11	COMPAL	For CRT EA AND EMI	Change L116, L117, L118 TO 80 ohm	0.22
36	P25	LAN	2011/02/11	COMPAL	For EMI request	Change D36, D37, D38, D39 footprint	0.22
37	P18	VGA	2011/02/15	COMPAL	For S3 can't resume issue	ADD R74 (1M ohm) on Y1's cap	0.22
38	P25	LAN	2011/02/15	COMPAL	Follow vendor recommend to change Crystal's cap value	Change C1633 to 15P, C1634 to 12P	0.22
39	P30	EC	2011/02/16	COMPAL	For EMI requirement	Change R180 to 39 ohm, C1535 to 33P	0.23
40	P25	LAN	2011/02/16	COMPAL	For EMI requirement	Change T81 to IH-160	0.23
41	P26	AUDIO	2011/02/17	COMPAL	For EMI requirement	Change R1556, R1557, R1558, R1559 to 0.1u caps	0.23
42	P34	DC-DC	2011/02/17	COMPAL	For EMI requirement	ADD C1505, C1523 on +5VALW	0.23
43	P32	USB	2011/02/17	COMPAL	For EMI requirement	ADD C1506 on +USB_VCCB	0.23
44	P33	PHRBTN	2011/02/17	COMPAL	For EMI requirement	ADD C1603 on ON/OFFBTN#	0.23
45	P25	LAN	2011/02/18	COMPAL	For EMI requirement	Stuff R546, R548	0.23
46							
47							
48							
49							
50							
51							
52							
53							
54							
55							
56							
57							
58							

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED THEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				EE-PIR-1 Size: A4 Customer: LA-6211P Date: Wednesday, February 26, 2014 Issue: 06 of 06